FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Cyclone III FPGAs in Wireless Applications

Home > Products > Devices > Cyclone III > End Markets & Applications > Cyclone III FPGAs in Wireless Applications

Next Steps

  • View Webcast
  • Download Software
  • Get Training
  • Read Success Stories
  • View Video

Buy Now

  • Purchase Dev Kits
  • Purchase Devices

Support

  • Get Device Support
  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum

Documentation

  • Get White Paper (PDF)
  • Get Literature
  • Get Email Updates
  • Get Product Catalog (PDF)

Cyclone® III FPGAs deliver abundant memory and dedicated multipliers at a very low cost and very low power to provide the best solution for many emerging wireless applications, including:

  • Macro/Micro basestation RF card/remote radio heads
  • Macro/Micro basestation channel card
  • Pico/Femto basestations
  • WiMAX customer premise equipment (CPE)
  • Software defined radio (SDR) – enabling complete waveform integration under 1 watt with low static power for battery operation

Take a look at some of the most significant Cyclone III FPGA wireless application advantages:

Table 1. Key Wireless Application Advantages of Cyclone III FPGAs
Feature Advantage
High Memory and Digital Signal Processing (DSP) Multipliers at all Densities
  • Up to 4 Mbits of on-chip memory architected to process memory intensive algorithms such as forward error correction (FEC)
  • Up to 288 embedded 18-bit  x 18-bit multipliers at 260 MHz performance
  • Able to implement functions at low cost
    • Digital upconverters (DUC)
    • Digital downconverters (DDC)
    • FFT/IFFT
High Density
  • Able to implement complete IF and baseband functionality for picocell basestation on one low-cost, programmable device.
TSMC's 65-nm Low-Power (LP) Process Technology
  • The industry’s lowest power FPGA, ideal for higher temperature applications.

As shown in Figure 1, a midrange Cyclone III FPGA can also be used effectively as a DSP coprocessor in WiMAX picocell basestations to implement scalable OFDMA engines and DDC and DUC functions. This strategy allows you significant flexibility to partition the functionality between the DSP processor and the FPGA for optimum performance, lowest power consumption, and lowest cost.

Figure 1. Implement IF and Base Band Functionality for Picocell Basestations in Cyclone III Devices

Figure 1. Implement IF and Base Band functionality for Picocell base stations in Cyclone III devices

Get to market faster and reduce costs. To get started, Altera offers the design resources shown in Table 2.

Table 2. Wireless Design Resources
Category Resource Description
Development Kit Resources
Devkit Icon Cyclone III FPGA Starter Kit This FPGA Starter kit is ideal for quick "out-of-the-box" evaluation experience. For display applications user I/O pins can be configured for LVDS, mini-LVDS, RSDS, or PPDS column driver interfaces.
Software and Intellectual Property Resources
DVD Icon Reference Designs Reference designs from Altera and partners for common wireless communications systems components such as scalable OFDMA reference design, digital down conversion (DDC) and digital up conversion (DUC), and bridges to DSP processors.
DSP functions Library of intellectual property (IP) cores from Altera and partners for the following DSP functional areas: filtering, modulation, demodulation, transforms encryption, decryption, correlation, error detection, error correction, signal generation, and synchronization.
Nios® II Embedded Processor The world's most versatile processors supported by easy-to-use development tools and a portfolio of FPGA development kits. 
White Papers
Book Icon WiMAX Picocell BaseStation Designs Using DSP Coprocessing with
Cyclone III FPGAs
Discusses implementation of OFDMA, DDC, DUC, and other WiMAX picocell basestation functions in a low cost FPGA to reduce costs and meet stringent power consumption requirements.

Related links

  • View the Cyclone III Design Resource Center and Literature Center
  • Download wireless reference designs
  • Download DSP functions commonly needed for wireless designs
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates