Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

High-End FPGAs       About Stratix Series    Stratix IV (E and GX)    Stratix III (L and E)    Stratix II (and GX)    Stratix (and GX)     Midrange FPGAs    Arria (GX)     Low-Cost FPGAs    Cyclone III        Overview                Architecture                Power           End Markets & Applications           Design Resources           Literature           Getting Started    Cyclone II    Cyclone     CPLDs    MAX II (and G, Z)    MAX 3000A     ASICs       About HardCopy Series    HardCopy IV (E and GX)    HardCopy III    HardCopy II    HardCopy Stratix     Device-Specific Offerings    RoHS Compliant       Extended Temperature       Industrial Temperature       Military Temperature       Automotive Temperature     Configuration Devices    Enhanced Configuration    Serial Configuration     Mature Products       Product Listing

Home > Products > Devices > Cyclone III > Overview > Architecture > Cyclone III: Highest-Density Low-Cost FPGA Family Print This Page Subscribe to Email Cyclone III: Highest-Density Low-Cost FPGA Family The largest Cyclone®  III device family member, EP3C120, is now shipping -- With up to 120,000 logic elements (LEs), 4 Mbits of on-chip memory, and 288 embedded 18 x 18 multipliers, the Cyclone III device family is the highest-density low-cost FPGA family in the industry. All of these high-density features come with very low power consumption. Figure 1. Cyclone III Floorplan System Integration The rich supply of logic, memory and multipliers with extremely low power consumption enable you to use Cyclone III FPGAs in the heart of your cost-sensitive system. This family of FPGAs opens new possibilities for designers of low-cost applications including, but not limited to, H.264 encoder, pico base station, digital television (DTV), and software defined radio (SDR). Table 1. Cyclone III Device Overview Table Device Logic Elements (LEs) M9K Memory Blocks Total Memory (Mbits) Multipliers PLLs Maximum User I/O Pins EP3C5 5,136 46 0.4 23 2 182 EP3C10 10,320 46 0.4 23 2 182 EP3C16 15,408 56 0.5 56 4 346 EP3C25 24,624 66 0.6 66 4 215 EP3C40 39,600 126 1.1 126 4 535 EP3C55 55,856 260 2.3 156 4 377 EP3C80 81,264 305 2.7 244 4 429 EP3C120 119,088 432 3.9 288 4 531 Related Links Cyclone III device application solutions Cyclone III Device Handbook Order EP3C120 Devices Online Rate This Page   Next Steps View Webcast Download Software Get Training Read Success Stories View Video Buy Now Purchase Dev Kits Purchase Devices Support Get Device Support Knowledge Database Use Troubleshooter Join the Altera Forum Documentation Get Literature Get Handbook Get Data Sheet Get Email Updates Get Product Catalog

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation