Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 High-End FPGAs
      About Stratix Series
   Stratix IV (E and GX)
   Stratix III (L and E)
   Stratix II (and GX)
   Stratix (and GX)
  
 Midrange FPGAs
   Arria (GX)
  
 Low-Cost FPGAs
   Cyclone III
       Overview
               Architecture
               Power
          End Markets & Applications
          Design Resources
          Literature
          Getting Started
   Cyclone II
   Cyclone
  
 CPLDs
   MAX II (and G, Z)
   MAX 3000A
  
 ASICs
      About HardCopy Series
   HardCopy IV (E and GX)
   HardCopy III
   HardCopy II
   HardCopy Stratix
  
 Device-Specific Offerings
   RoHS Compliant
      Extended Temperature
      Industrial Temperature
      Military Temperature
      Automotive Temperature
  
 Configuration Devices
   Enhanced Configuration
   Serial Configuration
  
 Mature Products
      Product Listing
  

Cyclone III FPGA On-Chip Termination Feature

Cyclone® III devices include on-chip series termination (OCT), or driver impedance matching (Rs) for single-ended I/O standards. This feature helps:

  • Improve signal integrity by matching impedance
  • Lower cost by eliminating the need for external resistors and reducing PCB size
  • Simplify PCB layout on space constrained boards

The OCT feature is available on all Cyclone III device I/O banks and can be used with or without calibration (Figure 1). When used with calibration the device calibrates the impedance to external Rup and Rdn precision resistors during device power up.

Figure 1.  Using Cyclone III OCT Feature With or Without Calibration

Figure 1.  Using Cyclone III OCT Feature With or Without Calibration

Related Links

 

Next Steps

Buy Now

Support

Documentation

  Please Give Us Feedback