FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

About HardCopy ASIC Series

Home > Products > Devices > About HardCopy Series

Next Steps

  • Download Software
  • Get Training
  • Read Success Stories

Support

  • Join the Altera Forum
  • View Knowledge Database

Documentation

  • Get Whitepaper (PDF)

Altera's HardCopy® ASIC series enables you to take your system designs from prototyping into volume production much faster AND with much less risk.

Now available with 6.5+ Gbps transceivers, the HardCopy ASIC uses Stratix® FPGA series-based low-risk prototyping. This allows you to create one design using one methodology, one tool, and one company and then ramp production when it makes sense for your market. Learn how to get started with HardCopy ASIC series today.

In addition to other HardCopy ASIC series benefits, by choosing Altera's HardCopy ASICs you reduce your development time and product development risk:

  • Design once, delivering both the FPGA design and the ASIC design
  • Design using one set of intellectual property (IP) for both FPGA and ASIC implementation
  • Design using one tool (Quartus® II development software) and one supplier for both FPGA and ASIC

Table 1 provides an overview of the HardCopy ASIC series, and Table 2 compares the ASICs in the HardCopy series.

Table 1. HardCopy ASIC Series Introduction
 Device Family  HardCopy APEX  HardCopy Stratix  HardCopy II HardCopy III  HardCopy IV
Year of Introduction 2001 2003 2005 2008 2008
Process Technology 180 nm 130 nm 90 nm 40 nm 40 nm
Recommended for New Designs? No No Yes Yes Yes

Table 2. Comparison of ASICs in the HardCopy Series
Feature  HardCopy II  HardCopy III  HardCopy IV E  HardCopy IV GX
Usable ASIC Gates (1) 1M–3.6M 2.7M–7.0M 3.8M–15M 2.8M–11.5M
Transceivers - - - 8–36 6.5+ Gbps
Embedded Memory 0.86 Mb–8.6 Mb 4.1 Mb–15.9 Mb 8.1 Mb–18.4 Mb 6.3 Mb–20.3 Mb
18 x 18 Multipliers (2) 64–384 288–896 512–1360 384–1288

Notes:

  1. Calculated using 12 times the number of LEs plus 5000 times the number of 18 x 18 multipliers.
  2. Multipliers are implemented using HCells.

Find out what customers are saying about HardCopy ASICs and their HardCopy ASIC experiences.

Related Links

  • HardCopy IV ASICs
  • Stratix IV FPGAs
  • HardCopy III ASICs
  • Stratix III FPGAs
  • HardCopy II ASICs
  • Stratix II FPGAs
  • Quartus II Software
  • Ease Your RoHS Transition With Altera
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates