FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

HardCopy Silicon Technology

Home > Products > Devices > About HardCopy Series > Silicon Technology

Related Links

  • HardCopy Series ASICs
  • HardCopy Migration Process

Altera's HardCopy® series ASICs consist of a common set of base arrays with the top-level metal layers reserved for your unique design, delivering quick turnaround.

The HardCopy series are low risk because you develop and verify your design in an FPGA before migrating it to a guaranteed, functionally-equivalent HardCopy device.

Using HardCopy ASICs, you get the density, performance, and cost of advanced ASIC technology with the flexibility of an FPGA design flow. Only Altera can offer this capability.

HardCopy Process Technology Matches Equivalent FPGA

HardCopy series ASICs are developed in the same qualified process technology and process voltage as their equivalent FPGAs (see Table 1). The migration process is no-risk because the FPGAs are rigorously tested, mass produced, and shipped in volume before their equivalent HardCopy series ASICs are fabricated, thus maximizing first-time success and meeting customers' time-to-market demands.

Table 1. HardCopy Series Process Technologies
Device Family
HardCopy Process Technology Number of Customizable Layers Voltage (Same as FPGA) FPGA Process Technology
HardCopy II

90 nm

2 1.2 90 nm
HardCopy Stratix 0.13 µm 2 1.5 0.13 µm
HardCopy APEX 20KC 0.18 µm (Al) 3 1.8 0.15 µm
all-layer copper
HardCopy APEX 20KE 0.18 µm  (Al) 3 1.8 0.18 µm  (Al)

HardCopy Series Reduces Development Time and Cost

HardCopy series ASICs use a common base layer that contains the logic, hard intellectual property (IP)—such as memory, I/O pins, and phase-locked loops (PLLs)—routing, and power busing (see Figure 1). The device is customized using the top metal layers.

Figure 1. Difference Between Standard-Cell and HardCopy ASIC Technology

HardCopy ASICs offer much lower non-recurring engineering (NRE) costs, faster turn-around, and lower risk compared to standard-cell ASICs:

  • Only the top metal layers have to be generated, reducing engineering time and costs
  • The base layers are pre-engineered, verified, and characterized. All deep sub-micron effects are resolved.

Related Links

  • HardCopy II Devices
  • HardCopy Stratix Devices
  • HardCopy APEX Devices
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates