Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

High-End FPGAs       About Stratix Series    Stratix IV (E and GX)    Stratix III (L and E)    Stratix II (and GX)    Stratix (and GX)     Midrange FPGAs    Arria (GX)     Low-Cost FPGAs    Cyclone III    Cyclone II    Cyclone     CPLDs    MAX II (and G, Z)    MAX 3000A     ASICs       About HardCopy Series    HardCopy IV (E and GX)    HardCopy III    HardCopy II        Overview           End Markets & Applications           Literature           Getting Started    HardCopy Stratix     Device-Specific Offerings    RoHS Compliant       Extended Temperature       Enhanced Temperature       Military Temperature     Configuration Devices    Enhanced Configuration    Serial Configuration     Mature Products       Product Listing

Home > Products > Devices > HardCopy II > Literature Print This Page Subscribe to Email Literature: HardCopy II Devices Package Specifications Thermal Specifications Device Pinouts Known Issues Datasheet (PDF) Errata Sheet (PDF) HardCopy II Device Handbook (3 MB) Show All / Hide All HardCopy II Device Handbook, Volume 1 (ver 4.5, Sep 2008, 3 MB) Section I. HardCopy II Device Family Data Sheet (3 MB) Chapter 1. Introduction to HardCopy II Devices (ver 2.6, Sep 2008, 101 KB) Chapter 2. Description, Architecture, and Features (ver 2.5, Sep 2008, 239 KB) Chapter 3. Boundary-Scan Support (ver 2.4, Sep 2008, 118 KB) Chapter 4. DC and Switching Specifications and Operating Conditions (ver 3.3, Sep 2008, 423 KB) Chapter 5. Quartus II Support for HardCopy II Devices (ver 2.5, Sep 2008, 663 KB) Chapter 6. Script-Based Design for HardCopy II Devices (ver 1.3, Sep 2008, 260 KB) Chapter 7. Timing Constraints for HardCopy II Devices (ver 2.2, Sep 2008, 936 KB) Chapter 8. Migrating Stratix II Device Resources to HardCopy II Devices (ver 1.4, Sep 2008, 999 KB) HardCopy II Device Handbook, Volume 2 (ver 4.5, Sep 2008, 285 KB) Section I. General HardCopy Series Design Considerations (460 KB) Chapter 1. Design Guidelines for HardCopy Series Devices (ver 3.4, Sep 2008, 243 KB) Chapter 2. Power-Up Modes and Configuration Emulation in HardCopy Series Devices (ver 2.5, Sep 2008, 289 KB) Section II. HardCopy Design Center Migration Process (285 KB) Chapter 3. Back-End Design Flow for HardCopy Series Devices (ver 1.4, Sep 2008, 140 KB) Chapter 4. Back-End Timing Closure for HardCopy Series Devices (ver 2.4, Sep 2008, 222 KB) Related Documentation External Memory Interfaces AN 328: Interfacing DDR2 SDRAM with Stratix II, Stratix II GX, and Arria GX Devices (ver 4.0, Nov 2007, 3 MB)      ALTMEMPHY Example (3 MB)      Legacy PHY Example (5 MB) AN 413: Using Legacy Integrated Static Data Path and Controller Megafunction with HardCopy II Structured ASICs (ver 2.1, Jul 2007, 227 KB) AN 463: Using ALTMEMPHY Megafunction with HardCopy II Structured ASICs (ver 1.0, Jul 2007, 915 KB) AN 550: Using the DLL Phase Offset Feature in Stratix II and HardCopy II Devices (ver 1.0, Nov 2008, 598 KB)      altmemphy_ext_dll.zip (48 KB)      altmemphy_int_dll.zip (47 KB)      static_dll.zip (18 KB) DDR Timing Wizard User Guide (ver 3.0, Nov 2007, 2 MB) Power and Thermal Management Stratix II, Stratix II GX, and HardCopy II PowerPlay Early Power Estimator (ver 8.1, Nov 2008, 2 MB)      PowerPlay Early Power User Guide for Stratix II, Stratix II GX, and HardCopy II (0 bytes) TB 097: HardCopy II Military Temperature Range Support (ver 1.0, Sep 2007, 190 KB) I/O Interfaces, Protocols and Signal Integrity AN 477: Designing RGMII Interface with FPGA and HardCopy Devices (ver 1.0, Nov 2007, 261 KB) Input Signal Edge Rate Guidance (ver 1.0, Jun 2005, 63 KB) Design Guidelines AN 432: Using Different PLL Settings Between Stratix II and HardCopy II Devices (ver 1.1, Dec 2007, 168 KB) AN 311: ASIC-to-FPGA Design Methodology and Guidelines (ver 3.0, Jun 2008, 386 KB) AN 453: HardCopy II Fitting Techniques (ver 2.0, Nov 2008, 716 KB) AN 477: Designing RGMII Interface with FPGA and HardCopy Devices (ver 1.0, Nov 2007, 261 KB) AN 536: Design Guidelines for Preparing HardCopy II ASICs (ver 1.0, Sep 2008, 1 MB) HardCopy II Clock Uncertainty Calculator User Guide (ver 1.0, Aug 2007, 611 KB)      HCII_Clock_Uncertainty_Calculator.zip (1,005 KB) Development Kits Altera Product Catalog (ver 5.0, Jul 2008, 2 MB) End Applications Altera Addresses the SWaP Challenges (ver 1.0, Sep 2007, 149 KB) Altera Enhanced COTS PLD Initiative (ver 1.1, Jul 2008, 122 KB) Altera FPGAs for radar and advanced sensors (ver 1.0, Oct 2007, 219 KB) Broadband access solutions from Altera (ver 1.0, Sep 2007, 263 KB) General Device Documentation Altera Addresses the SWaP Challenges (ver 1.0, Sep 2007, 149 KB) Altera Enhanced COTS PLD Initiative (ver 1.1, Jul 2008, 122 KB) Altera FPGAs for radar and advanced sensors (ver 1.0, Oct 2007, 219 KB) Broadband access solutions from Altera (ver 1.0, Sep 2007, 263 KB) HardCopy II ASIC Family Errata Sheet (ver 1.1, Nov 2008, 87 KB) HardCopy Structured ASIC (ver 1.0, Feb 2006, 1 MB) Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation