Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 High-End FPGAs
      About Stratix Series
   Stratix IV (E and GX)
   Stratix III (L and E)
   Stratix II (and GX)
   Stratix (and GX)
  
 Midrange FPGAs
   Arria (GX)
  
 Low-Cost FPGAs
   Cyclone III
   Cyclone II
   Cyclone
  
 CPLDs
   MAX II (and G, Z)
   MAX 3000A
  
 ASICs
      About HardCopy Series
   HardCopy IV (E and GX)
   HardCopy III
   HardCopy II
   HardCopy Stratix
  
 Device-Specific Offerings
   RoHS Compliant
      Extended Temperature
      Industrial Temperature
      Military Temperature
      Automotive Temperature
  
 Configuration Devices
   Enhanced Configuration
   Serial Configuration
  
 Mature Products
      Product Listing
  

HardCopy APEX 20KC and HardCopy APEX 20KE Overview

Altera's HardCopy® APEX™ 20KC and HardCopy APEX 20KE ASICs offer you the ability to seamlessly migrate your high-density FPGA design to a high-volume solution. Using a unique migration process that requires virtually no customer involvement, HardCopy ASICs provide a low-risk, low-cost, timesaving alternative to ASICs.

HardCopy APEX 20KC and HardCopy APEX 20KE ASICs are manufactured using the same process technology used in manufacturing APEX 20KE FPGAs. Providing significant cost, time, integration, and verification benefits, HardCopy APEX 20KC and HardCopy APEX 20KE ASICs also seamlessly migrate Nios® embedded processors as well as Altera® MegaCore® and Altera Megafunction Partners Program (AMPPSM) intellectual property (IP).

Table 1. HardCopy APEX 20KC ASIC Overview
Feature HC20K400 HC20K600 HC20K1000
Maximum system gates 1,052,000 1,537,000 1,772,000
Logic elements (LEs) 16,640 24,320 38,400
Embedded system blocks (ESBs) 104 152 160
Maximum RAM bits 212,992 311,296 327,680
Phase-locked loops (PLLs) 4 4 4
Maximum macrocells 1,664 2,432 2,560
Maximum user I/O pins 488 508 708
Package (mm x mm) Maximum User I/O Pins
652-pin ball-grid array (BGA)
45 x 45
488 488 488
672-pin FineLine BGA
27 x 27
488 508 508
1,020-pin FineLine BGA ("F33" ordering code) 33 x 33 - - 708

Table 2. HardCopy APEX 20KE ASIC Overview
Feature HC20K400 HC20K600 HC20K1000 HC20K1500
Maximum system gates 1,052,000 1,537,000 1,772,000 2,392,000
LEs 16,640 24,320 38,400 51,840
ESBs 104 152 160 216
Maximum RAM bits 212,992 311,296 327,680 442,368
PLLs 4 4 4 4
Maximum macrocells 1,664 2,432 2,560 3,456
Maximum user I/O pins 488 508 708 808
Package
(mm x mm)
Maximum User I/Os
652-pin BGA
45 x 45
488 488 488 488
672-pin FineLine BGA
27 x 27
488 508 508 -
1,020-pin FineLine BGA ("F33" ordering code) 33 x 33 - - 708 808

  Please Give Us Feedback