FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

MAX 7000 Family: High-Performance CPLDs

Home > Products > Devices > MAX 7000 Family: High-Performance CPLDs

Buy Now

  • Purchase Devices
Altera MAX 7000
FPGA High-Performance Altera MAX 7000, High-Speed Memory
Advanced I/O Standards
Broad Range of Packages
Superior Silicon Features
Easy-to-Use Software
Altera MAX 7000

MAX 7000 High-Performance CPLDs

Altera's MAX® 7000 CPLDs are based on the advanced Multiple Array Matrix (MAX) architecture and offer world-class, high-performance solutions for a broad array of applications. Manufactured on an advanced CMOS process, the electrically-erasable programmable read-only memory (EEPROM)-based MAX 7000 products provide instant-on capability, and offer densities from 32 to 512 macrocells with pin-to-pin delays as fast as 3.5 ns. MAX 7000 devices support in-system programmability (ISP) and can be easily reconfigured in the field. Altera offers MAX 7000 devices with 5.0-V, 3.3-V, and 2.5-V core operating voltages, as shown in Table 1.

Table 1. MAX Device Offerings
Density (Macrocells) MAX 7000S (5.0 V) MAX 7000AE (3.3 V) MAX 7000B (2.5 V) Fastest tPD (ns) (1)
32 3.5
64 3.5
128 4.0
160     6.0
192     7.5
256 5.0
512   5.5

Note to Table 1:

  1. tPD = Datapath delay from input to non-registered output

Advanced I/O Standards

Altera's MultiVolt™ interface allows designers to seamlessly integrate MAX 7000 designs at 1.8-V, 2.5-V, 3.3-V, and 5.0-V logic levels. Along with the MAX 7000B device's advanced I/O support of GTL+, SSTL-2, SSTL-3, and 64-bit 66-MHz PCI, MAX devices are ideal for many high-speed logic interface applications.

Table 2. MAX 7000 I/O Support
Device Core Voltage Input Voltage Output Voltage Advanced I/O Support
1.8 V 2.5 V 3.3 V 5.0 V 1.8 V 2.5 V 3.3 V (1) 5.0 V GTL+ SSTL 2/3 64-Bit, 66-MHz PCI
MAX 7000S 5.0 V              
MAX 7000AE 3.3 V            
MAX 7000B 2.5 V    

Note to Table 2:

  1. 3.3-V outputs are compatible with 2.5-V and 5.0-V systems.

Broad Range of Packages

MAX 7000 devices are available in a broad range of packages. From traditional quad flat pack (QFP) to the advanced space-saving 1.0 mm FineLine BGA®, MAX 7000 devices satisfy today's design needs by offering a comprehensive packaging selection. All of the packages are optimized to support density migration, where different density devices in the same package have the same pin-out. The FineLine BGA® packages feature the SameFrame™ pin-out structure, which provides I/O migration within the same density. These migration options provide added flexibility in case design requirements change. Table 3 lists the package offerings for the MAX 7000 devices.

MAX 7000S, MAX 7000AE, and MAX 7000B devices are pin-to-pin compatible in the same package. By choosing MAX devices, a design engineer can save engineering time and shorten the design cycle if the logic requirement changes, since there is no need to alter the pin assignments.

Table 3: MAX 7000 Device Package Offerings
Package MAX 7000B (2.5 V) MAX 7000AE (3.3 V) MAX 7000S (5.0 V)
Plastic J-Lead Chip Carrier (PLCC)
Thin Quad Flat Pack (TQFP)
Plastic Quad Flat Pack (PQFP)
Power Quad Flat Pack (RQFP)    
BGA  
1.0-mm Pitch FineLine BGA  
0.8-mm Pitch UBGA    

More information on device packaging is available on the Device Packaging Specifications web page.

Superior Silicon Features

MAX 7000 devices are instant-on and non-volatile, and offer global clocking, in-system programmability, open-drain output, programmable power-up states, fast input set-up times, and programmable output slew-rate controls. Combined with many other silicon features, MAX 7000 devices can address a broad range of system-level applications.

Easy-to-Use Design Software

MAX devices are supported by the easy-to-use Quartus® II Web Edition and MAX+PLUS® II BASELINE design software. Both platforms provide synthesis, place-and-route, design verification, and device programming, and can be downloaded at no cost from the design software section of Altera's web site. The complimentary development tools available for designing with MAX devices help minimize the total development cost of end-user systems.

To sample or to purchase MAX 7000 devices, contact the nearest sales representative or distributor.

Related Links

  • Use MAX II CPLDs for Portable Designs
  • Get More With System Integration
  • Altera Ships 400 Millionth MAX CPLD
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates