FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Step 1: Defining Stratix II Logic Structure

Home > Products > Devices > Step 1: Defining Stratix II Logic Structure

Related Links

  • FPGA Architecture White Paper (PDF)
  • Stratix II Flexible 8-Input Fracturable LUT in the ALM
  • Compare Stratix II FPGA Performance with Competing Devices

Compare Stratix II Performance with Competing Devices

See Stratix II Performance Advantage

This page is the first of three pages that describe the high-performance Stratix® II FPGA development process:

  • Step 1: Defining Stratix II Logic Structure
  • Step 2: Designing Stratix II Adaptive Logic Module
  • Step 3: Delivering tomorrow's performance today with Stratix II FPGAs

In 2002, Altera needed a new solution to address the challenges of 90-nm FPGA technology and meet customers' requirements:

  • Increased performance
  • Reduced power consumption
  • Increased logic density
  • Seamless integration of architecture into software

Figure 1 illustrates the trade-off between relative cost and delay for different LUT sizes. Research (PDF) had shown that wider look-up tables (LUTs) provide better performance, while FPGA logic fabric with a narrower LUT is more cost-effective. Hence there was room for improvement in the FPGA, and the results challenged the traditional 4-input LUT logic structure.

Figure 1. Conceptual View of Relative Performance, Cost-Effectiveness, and LUT Input Size Comparison

Figure 1. Conceptual View of Relative Performance, Cost Effectiveness and LUT Input Size Comparison

Multiple input LUT configurations are required in every design, as evidenced by a study on a suite of customer designs. The LUT distribution is shown in Figure 2.

Figure 2. LUT Distribution from Synthesis

Figure 2. LUT Distribution from Synthesis

An exhaustive iterative process was then conducted, in which over 150,000 experiments were run by the engineering team at Altera to optimize the new logic structure of Stratix II FPGAs for efficiency.

A delicate balance between cost and performance gave birth to the concept of fracturability of the LUT structure in Stratix II FPGAs.

Figure 3 shows that starting from synthesis to placement and routing in the Quartus® II software, a flexible 8-input fracturable LUT was required to accommodate the various distribution of LUT configurations to maximize performance. The fracturability avoids wasting logic because of unused resources when the LUT is configured with smaller functions.

Figure 3. LUT Innovation Methodology

Figure 3. LUT Innovation Methodology

The MultiTrack Interconnect

In addition to the innovative 8-input fracturable LUT, the Stratix FPGA series introduced the MultiTrack interconnect to maximize connectivity and performance. It provides the industry's best connectivity with up to five times the logic in a single hop compared to the competition. The Stratix FPGA series connectivity is shown in Figure 4.

Figure 4. Stratix FPGA Series MultiTrack Interconnect Connectivity

Figure 4. Stratix FPGA Series MultiTrack Interconnect Connectivity

Advantages of the MultiTrack interconnect:

  • Provides more accessibility to any surrounding LAB with much less connections, thus improving performance and reducing power
  • Avoids area congestion to provide better logic packing

Figure 5. The 8-Input Fracturable LUT in the ALM

Figure 5. The 8-Input Fracturable LUT in the ALM

The ALM is capable of implementing all 6-input functions, select 7-input functions or can fractured into smaller LUTs to implement 2 independent functions.

Advantages of Stratix II ALM:

  • Produces shorter combinatorial logic levels to achieve 50% faster performance compared to the previous-generation FPGA
  • Effectively packs more logic in any single FPGA and contains 80% more logic than the nearest competing logic cell.
  • Has full integration with the Quartus II software to optimally utilize the 8-input fracturable LUT in the ALM and the routing interconnect architecture of Stratix II FPGAs.
Table 1. Learn More About Stratix II FPGAs
Topic Description
Performance Comparison Compare Stratix II Performance with Competing Devices
Technical Papers The Stratix II Logic and Routing Architecture Technical Paper (PDF)
Improving FPGA Performance and Area Using an Adaptive Logic Module (PDF)
Fracturable FPGA Logic Elements (PDF)
Architecture FPGA Architecture White Paper (PDF)
Performance and Logic Efficiency Analysis White Paper (PDF)
8-Input Fracturable LUT in the ALM
Design Building Blocks
Embedded Adders
DSP DSP Blocks
DSP Performance Center
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates