Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

High-End FPGAs       About Stratix Series    Stratix IV (E and GX)    Stratix III (L and E)    Stratix II (and GX)    Stratix (and GX)     Midrange FPGAs    Arria (GX)     Low-Cost FPGAs    Cyclone III    Cyclone II    Cyclone     CPLDs    MAX II (and G, Z)    MAX 3000A     ASICs       About HardCopy Series    HardCopy IV (E and GX)    HardCopy III    HardCopy II    HardCopy Stratix     Device-Specific Offerings    Lead-Free       Extended Temperature       Industrial Temperature       Military Temperature       Automotive Temperature     Configuration Devices    Enhanced Configuration    Serial Configuration     Mature Products       Product Listing

Home > Products > Devices > Stratix II FPGAs Deliver Tomorrow's Performance Today Print This Page Subscribe to Email Stratix II FPGAs Deliver Tomorrow's Performance Today 4-input LUT: Not good enough. 5-input LUT: Still not good enough. 6-input LUT: Close, but not as efficient. Wasted logic. 8-Input fracturable LUT in Stratix® II FPGAs: Innovative and efficient. Altera took three essential steps in developing Stratix II FPGAs to deliver tomorrow's performance today with its highly innovative 8-Input fracturable LUT structure in the adaptive logic module (ALM). Three Steps to Innovation and Performance Leadership Circles of Stratix II Step 1 Defining methodology for Stratix II LUT   Step 2 Designing Stratix II ALM   Step 3 Delivering tomorrow's performance today with Stratix II FPGAs Table 1. Learn More about Stratix II FGPAs Topic Description Performance Comparison Compare Stratix II Performance with Competing Devices Technical Papers The Stratix II Logic and Routing Architecture Technical Paper Improving FPGA Performance and Area Using an Adaptive Logic Module Fracturable FPGA Logic Elements Architecture FPGA Architecture White Paper Performance and Logic Efficiency Analysis White Paper 8-Input Fracturable LUT in the ALM Design Building Blocks Embedded Adders DSP DSP Blocks DSP Performance Center Developing Stratix II FPGAs Step 1: Defining Stratix II Logic Structure Step 2: Designing Stratix II ALM Step 3: Delivering Stratix II FPGAs with High Performance Rate This Page   Related Links FPGA Architecture White Paper Stratix II Flexible 8-Input Fracturable LUT in the ALM Compare Stratix II FPGA Performance with Competing Devices

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation