FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Migrate Your Stratix III FPGA Designs Up to a Stratix IV E FPGA Without Changing Pin-Outs

Home > Products > Devices > About Stratix Series > Migrate Your Stratix III FPGA Designs Up to a Stratix IV E FPGA Without Changing Pin-Outs

The need for higher density and performance and lower power in FPGA designs is becoming the number one driver in FPGA selection. Accessing these capabilities is usually accomplished by using the latest FPGA generation, the availability of which is also critical to fit within a design window. Prior FPGA generations provided some level of migration between device densities within a single FPGA family without changing the pin-out.

Future-Proof Your Designs

It is now possible to future-proof your Stratix® III FPGA designs to take advantage of the higher performance, higher density, and lower power benefits of Stratix IV E FPGAs. With up-front planning that considers the different power supply voltages and available packages in both families, it is possible to design a circuit board that can be assembled with either a Stratix III or a Stratix IV E FPGA in the same package.

Cross-Family Migration

The ability to do cross-family migration between a Stratix III and Stratix IV E FPGA allows you to design with a Stratix III FPGA today and move to a Stratix IV E FPGA in the future without having to change the device pin-outs or the circuit board layout. For more details on Stratix III to Stratix IV E FPGA cross-family migration, see AN 557: Stratix III to Stratix IV E Cross-Family Migration Guidelines (PDF).

Table 1 shows the supported Stratix III and Stratix IV FPGA migrations within a specific package pin-count combination.

Table 1. Stratix III and Stratix IV E Package Vertical Migration
User I/O (1), Full-Duplex LVDS (Receive/Transmit)
Device Part Number F780 (2) F1152 (3) F1517 (4) F1760
Stratix III L (Logic) and Stratix III E (Enhanced) FPGAs EP3SL50 480, 56      
EP3SL70 480, 56      
EP3SL110 480, 56 736, 88    
EP3SL150 480, 56 736, 88    
EP3SL200 480, 56 736, 88 960, 112  
EP3SL340   736, 88 960, 112 1104, 132
EP3SE50 480, 56      
EP3SE80 480, 56 736, 88    
EP3SE110 480, 56 736, 88    
EP3SE260 480, 56 736, 88 960, 112  
Stratix IV E (Enhanced) FPGAs
EP4SE230 480, 56      
EP4SE360 480, 56 736, 88    
EP4SE530   736, 88 960, 112 960, 112
EP4SE820   736, 88 960, 112 1104, 132

Notes:

  1. All I/O count numbers do NOT include dedicated clock inputs
  2. EP3SL200, EP3SE260, and EP4SE360 devices are available in an H780 package to maintain vertical package migration. These packages require a keep-out area to be created to allow for the overhang of the H package. See the Altera Device Package Information Datasheet (PDF) for details.
  3. EP3SL340, EP4SE530, and EP4SE820 devices are available in an H1152 package to maintain vertical package migration. These packages require a keep-out area to be created to allow for the overhang of the H package. See the Altera Device Package Information Datasheet (PDF) for details.
  4. EP4SE530 and EP4SE820 devices are available in an H1517 package to maintain vertical package migration. These packages require a keep-out area to be created to allow for the overhang of the H package. See the Altera Device Package Information Datasheet (PDF) for details.

Related Links

  • AN 557: Stratix III to Stratix IV E Cross-Family Migration Guidelines (PDF)
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates