FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

The Industry's Biggest 90-nm FPGAs

Home > Products > Devices > Stratix II (and GX) > Stratix II > Features > The Industry's Biggest 90-nm FPGAs

Related Links

  • Stratix II vs. Virtex-4 Density Comparison
  • HardCopy Devices: ASIC Gain Without the Pain

Stratix® II devices are the industry’s biggest and fastest 90-nm FPGAs shipping in volume today. The largest Stratix II family member, the EP2S180 device, features 186,576 equivalent 4-input look-up tables (LUTs), over 9 Mbits of on-chip memory, 384 embedded 18x18 multipliers, and up to 1,170 user I/O pins. It has 5 percent more logic, 50 percent more memory, 4 times more digital signal processing (DSP) resources, and 21 percent more user I/O pins than any other available FPGA, firmly establishing Altera as the unprecedented density leader at 90 nm in the FPGA industry.

Partnership With Foundry Leader TSMC

Having the right partner, Taiwan Semiconductor Manufacturing Company (TSMC), is the key to Altera’s ability to deliver high-density FPGAs in volume. Stratix II FPGAs are manufactured on 300-mm wafers using TSMC’s 90-nm, low-k dielectric process technology. TSMC—the world’s largest foundry with approximately 50 percent of the foundry business—has the R&D strength to invest and innovate in leading-edge technology. As a result, TSMC has quickly fine-tuned its processes on large Stratix II devices to produce higher yields and offer better economies of scale.

Redundancy Improves Yield and Cost

Altera’s unique and patented redundancy technology dramatically increases yields and lowers device costs and is another major factor behind Altera’s ability to deliver high-density Stratix II FPGAs on schedule and in volume. Defects in one column can be fixed by turning on the redundant column in the Stratix II device. With redundancy, large devices that would otherwise be highly susceptible to the early yield variability of a new process can be reliably manufactured. In some cases, this technology can improve yields more than fivefold. Yielding more die per wafer also reduces unit cost for each device.

Benefits to You

Stratix II FPGAs are well suited for prototyping ASICs. By using the highest density FPGA, you can emulate a complete ASIC in as few FPGAs as possible, increasing performance and reducing emulation board complexity.

Altera has shipped more FPGAs with over 70,000 logic elements (LEs) than any other vendor, and has established an excellent track record of rapid delivery of high-density devices. Stratix II devices offer you the lowest risk for high-density designs. You can benefit from Altera’s partnership with TSMC and patented redundancy technology for on-time delivery, volume availability, and low cost. Further cost reduction for high-volume designs can be achieved by migrating to Altera’s HardCopy® II ASICs.

Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates