FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Stratix III ALM Logic Structure's 8-Input Fracturable LUT

Home > Products > Devices > Stratix III (L and E) > Overview > Stratix III ALM Logic Structure's 8-Input Fracturable LUT

Next Steps

  • View Webcast
  • Download Software
  • Get Training
  • View Video
  • Get Reference Design

Buy Now

  • Purchase Devices
  • Purchase Dev Kits

Support

  • Get Device Support
  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum

Documentation

  • Get Literature
  • Get Handbook (PDF)
  • Get Data Sheet (PDF)
  • Get White Paper (PDF)
  • Get Email Updates

Stratix® III FPGAs leverage Altera's highly successful and innovative adaptive logic module (ALM) logic structure (shown in Figure 1) to provide the most efficient logic fabric ever in any FPGA.

Figure 1. Stratix III Device ALM

Figure 1. Stratix III Device ALM

Each Stratix III device ALM has eight inputs with a fracturable look-up table (LUT), two dedicated embedded adders, two dedicated registers, and additional logic enhancements. These features enable the ALM to implement select 7-input LUT-based functions, all 6-input logic functions, and two independent functions consisting of smaller LUT sizes (such as two independent 4-input LUTs).

Figure 2 shows the different LUT configurations that a single ALM can support, and Table 1 describes each ALM configuration.

Figure 2. Fracturability of a Stratix III Device ALM

Figure 2. Fracturability of a Stratix III Device ALM

Table 1. Stratix III Device ALM Configurations
Configuration Description
6-LUT One Stratix III device ALM can support any 6-input logic function.
4-LUT One Stratix III device ALM can be configured to implement two independent 4-input or smaller LUTs.
5-LUT / 3-LUT One Stratix III device ALM can be configured to implement a 5-input LUT and 3-input LUT. The inputs to the two LUTs are independent of each other. The 3-LUT can be used to implement any logic function that has three or fewer inputs. Therefore, a 5-input LUT and 2-input LUT combination is also available.
5-LUT / 4-LUT One Stratix III device ALM can be configured to implement a 5-input LUT and a 4-input LUT. One of the inputs is shared between the two LUTs. The 5-input LUT has up to four independent inputs. The 4-input LUT has up to three independent inputs. The sharing of inputs between LUTs is very common in FPGA designs, and the Quartus® II software automatically seeks logic functions that are structured in this manner.
5-LUT / 5-LUT One Stratix III ALM can be configured to implement two 5-input LUTs. Two of the inputs between the LUTs are common, and up to three independent inputs are allowed for each 5-input LUT.
6-LUT / 6-LUT If two 6-input functions have the same logic operation and four shared inputs, then the two 6-input functions can be implemented in one Stratix III device ALM.
7-LUT One Stratix III device ALM in the extended mode can implement a subset of a 7-variable function. The Quartus II software automatically recognizes the applicable 7-input function and fits it into an ALM.

Table 2 provides links to additional information about Stratix III FPGAs.

Table 2. Learn More About Stratix III FPGAs
Topic Description
Stratix III vs. Virtex-5 Stratix III—World's Fastest FPGAs
Stratix III—World's Biggest FPGAs
Stratix III vs. Virtex-5 Logic Efficiency
White Paper

Stratix III FPGAs vs. Xilinx Virtex-5 Devices: Architecture and Performance Comparison (PDF)

Technical Papers The Stratix II Logic and Routing Architecture (PDF) (Foundation of Stratix III Architecture)
Improving FPGA Performance & Area Using an Adaptive Logic Module (PDF)
Fracturable FPGA Logic Elements (PDF)
Architecture Stratix III Device Family Architecture
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates