FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Stratix III FPGA Device Family Overview

Home > Products > Devices > Stratix III (L and E) > Overview

Next Steps

  • View Webcast
  • Download Software
  • Get Training
  • Get Reference Design
  • View Video

Buy Now

  • Purchase Devices
  • Purchase Dev Kits

Support

  • Get Device Support
  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum

Documentation

  • Get Literature
  • Get Handbook (PDF)
  • Get Data Sheet (PDF)
  • Get Email Updates
  • Get Product Catalog (PDF)

The Stratix® III high-performance FPGA family includes two device variants:

  • Stratix III L devices focused on logic-rich applications
  • Stratix III E devices focused on digital signal processing (DSP)-rich and memory-rich applications

Stratix III FPGAs provide vertical migration, not only within, but across the L and E variants to offer the most flexibility in device selection. For the first time, Stratix III FPGAs can be also used as a migration platform to Stratix IV E devices. Application note AN557: Stratix III to Stratix IV E Cross-Family Migration Guidelines provides full details on this migration path.

Industry Leading Architecture

Altera has taken the industry leading architecture of the Stratix high-performance FPGA series and refined it even further for a 65-nm process node. As a result, Stratix III FPGAs are the ideal solution for your next-generation high-end system designs.

Key feature enhancements Stratix III FPGAs offer include:

  • The lowest power requirements of any high-performance FPGA—up to 50 percent lower than Stratix II devices, without adding the reliability risk of heatsinks or forced-air cooling
  • Higher performance to power next-generation systems—up to a 35 percent gain over Stratix II high-performance FPGAs
  • Increased density that lets you integrate more of your product to reduce cost and reduce board space—up to twice the density of Stratix II FPGAs
  • Development supported by Quartus® II software—customer-acclaimed as the leading development software in productivity for low-power, high-density, high-performance FPGAs
  • High-performance memory interfaces up to 533-MHz DDR3
  • LVDS performance up to 1.6 Gbps and support for Serial Gigabit Media Independent Interface (SGMII) on the LVDS I/Os
Table 1. Stratix III Logic-Rich Device Overview
Stratix III L Family Variants
Device EP3SL50 EP3SL70 EP3SL110 EP3SL150 EP3SL200 EP3SE260 (1) EP3SL340
Adaptive Logic Modules (ALMs) 19,000 27,000 42,600 56,800 79,560 101,760 135,200
Equivalent Logic Elements (LEs) 47,500 67,500 106,500 142,000 198,900 254,400 338,000
Registers 38,000 54,000 85,200 113,600 159,120 203,520 270,400
M9K Memory Blocks 108 150 275 355 468 864 1,040
M144K Memory Blocks 6 6 12 16 36 48 48
Embedded Memory (Kbits) 1,836 2,214 4,203 5,499 9,396 14,688 16,272
MLAB (Kbits) 594 844 1,331 1,775 1,250 3,180 4,225
18 x 18 Multipliers (2) 216 288 288 384 576 768 576
Availability
(Commercial Grade)
Available
Available
Available Available
Buy Now
Available Available
Available
Buy Now
User I/O
Package (3) EP3SL50 EP3SL70 EP3SL110 EP3SL150 EP3SL200 EP3SE260 EP3SL340
F484 288 288          
F780 480 480 480 480 480 (4) 480 (4)  
F1152     736 736 736 736 736 (4)
F1517         864 960 960
F1760             1,104

Table 2. Stratix III Enhanced Device Overview
Stratix III E Family Variants
Device EP3SE50 EP3SE80 EP3SE110 EP3SE260
Adaptive Logic Modules (ALMs) 19,000 32,000 42,600 101,760
Equivalent Logic Elements (LEs) 47,500 80,000 106,500 254,400
Registers 38,000 64,000 85,200 203,520
M9K Memory Blocks 400 495 639 864
M144K Memory Blocks 12 12 16 48
Embedded Memory (Kbits) 5,328 6,183 8,055 14,688
MLAB (Kbits) 594 1,000 1,331 3,180
18 x 18 Multipliers (2) 384 672 896 768
Availability
(Commercial Grade)
Available
Available Available
Available
User I/O
Package (3) EP3SE50 EP3SE80 EP3SE110 EP3SE260
F484 288      
F780 480 480 480 480 (4)
F1152   736 736 736
F1517       960

Notes to Tables 1 and 2:

  1. The EP3SE260 device (a Stratix III E family variant) provides optimum logic, DSP, and memory for this device density.
  2. For full details on DSP resources see the Stratix III Digital Signal Processing web page.
  3. For full package details, see the Altera® Device Package Information (PDF).
  4. The EP3SE260 and EP3SL200 devices use an H780 package, and the EP3SL340 is in an H1152 package to maintain vertical package migration. These packages require a keep-out area to be created to allow for the overhang of the H package.
Table 3. Package Vertical Migration (1)
Stratix III variant Device F484 F780 F1152 F1517 F1760
Stratix III L
(Logic)
EP3SL50 288 (2) 480      
EP3SL70 288 480      
EP3SL110   480 736    
EP3SL150   480 736    
EP3SL200   480 (3) 736 864  
EP3SL340     736 (3) 960 1,104
Stratix III E
(Enhanced)
EP3SE50 288 480      
EP3SE80   480 736    
EP3SE110   480 736    
EP3SE260   480 (3) 736 960  

Notes to Table 3:

  1. All device densities that are available in the same package are vertically migratable (i.e. they share the same VCC, GND, in-system programmables, and dedicated input pins).
  2. Number of available user I/O pins.
  3. The EP3SE260 and EP3SL200 devices use an H780 package, and the EP3SL340 is in a H1152 package to maintain vertical package migration. These packages require a keep-out area to be created to allow for the overhang of the H package.

Table 4 shows industrial temperature support for Stratix III FPGAs.

Table 4. Stratix III Device Industrial Temperature Support (1)
Device Package Speed Grade

All Devices

All Packages

-3, -4, -4L

  1. For more details regarding industrial temperature offerings on Stratix III FPGAs, contact your local Altera sales office or distributor.

Related Links

  • Stratix III Device Family
  • Quartus II Design Software
  • Altera Device Package Information (PDF)
  • Keep Your Design Cool with Programmable Power Technology
  • Stratix III to Stratix IV migration
  • Application note AN557: Stratix III to Stratix IV E Cross-Family Migration Guidelines

Contact Altera

Altera sells programmable logic devices (PLDs), including Stratix III FPGAs, and development software subscriptions exclusively through sales representatives and distributors. Please contact your local Altera sales representative or distributor listed below.

Altera Sales Offices

  • North American Sales Offices
  • International Sales Offices

Distributors and Representatives

  • North American Distributors
  • U.S. Sales Representatives
  • International Distributors
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates