FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Getting Started with Stratix IV FPGAs

Home > Products > Devices > Stratix IV (E, GX, GT) > Getting Started

Next Steps

  • View Webcast
  • Download Software
  • Get Training
  • Get Reference Design
  • View Video

Buy Now

  • Purchase Devices
  • Purchase Dev Kits

Support

  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum

Documentation

  • Get Literature
  • Get Handbook (PDF)
  • Get Data Sheet (PDF)
  • Get Email Updates
  • Get White Paper (PDF)

View the webcasts to learn more about the Stratix® IV family of high-end FPGAs.

  • Introducing Altera’s 40-nm Portfolio: Would you like the highest density, highest performance, and lowest power? Would you like the combined benefits of FPGAs and ASICs? Would you like the highest logic utilization and fastest compile times? Learn how Altera's 40-nm custom logic solutions enable innovation without compromise.
  • Reach New Levels of SoC Integration with 40-nm FPGAs: Discover how Stratix IV FPGAs allow true system-on-a-chip (SoC) integration by providing new levels of system bandwidth, integration, and productivity.
  • Stratix IV FPGA Signal and Power Integrity: Stratix IV FPGAs and HardCopy® IV ASICs and their high-speed transceivers provide the highest bandwidth and superior signal integrity. Learn about advanced architecture implementations for robust signal integrity and noise suppression.

Online training is available to provide insight about how to get the most from the features and benefits offered by Stratix IV FPGAs and Quartus® II software. Learn how to implement the industry's three dominant high-speed serial protocols:

  • PCI Express Design with Stratix IV FPGAs
  • Ethernet Design with Stratix IV FPGAs
  • Serial RapidIO® Design with Stratix IV FPGAs

Download Stratix IV device literature and utilities, including the following:

  • Stratix IV Device Handbook: Download this comprehensive technical information guide to the Stratix IV FPGA family

Quartus II software delivers the highest performance, highest logic utilization, and fastest compile times for high-end FPGA designs. For details on how Quartus II software supports Stratix IV devices in particular, see the Designing for Stratix IV FPGAs with Quartus II Software web page.

Check out the What's New in Quartus II Software web page for the latest features and the new device families supported in the Quartus II software. For details on Quartus II development tools, and to obtain a copy of the latest version of the software, visit the Quartus II software web pages.

Altera and members of its intellectual property (IP) partnership program also provide IP cores and reference designs that you can use to accelerate designs for Stratix IV FPGAs. You can download the cores and use them in software and hardware prior to purchase, allowing you to evaluate features and performance. To find out more about these IP cores, visit the IP MegaStoreTM website.

Category Design Utility Description
General Resources
General Resources Icon Device Family Overview Find the right Stratix IV FPGA to meet your design requirements.
Stratix IV FPGA Applications Learn about the end markets and applications for which Stratix IV FPGAs are optimized.
High-Speed Serial I/O Solutions Center Find everything needed for implementing high-speed serial interfaces with Altera® Stratix IV GX FPGAs, including technical documentation, protocols and IP, signal integrity details, and simulation models.
Signal Integrity Center Access Stratix IV GX FPGA signal integrity design resources to help you develop, lay out, and verify your high-speed design.
Literature Center See all Stratix IV FPGA-related literature.
Video-On-Demand Resources
Camcorder Icon Introducing Altera’s 40-nm Portfolio Watch Altera's 40-nm FPGA and transceiver demonstration video.
Software Resources
DVD Icon Quartus II Software
Learn how Quartus II software supports designing with Stratix IV FPGAs.
IP MegaStoreTM Select off-the-shelf IP core functions from Altera and Altera's partners. IP cores are optimized for Altera devices, reducing design and test time, and can be evaluated in hardware and simulation prior to licensing.

For further details about Altera devices, software, and IP cores, contact your local Altera sales representative or Altera distributor.

Altera Sales Offices
  • North American Sales Offices
  • International Sales Offices
Distributors and Representatives
  • North American Distributors
  • U.S. Sales Representatives
  • International Distributors
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates