FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Stratix GX Bridging Applications

Home > Products > Devices > Stratix (and GX) > Stratix GX > Features > Stratix GX Bridging Applications

Network-equipment designers require seamless communication among the chips in their system. Two common issues are mismatched protocols between components and implementation of custom functions in the data path. There are various specialized protocols for differing types of data-transfer topologies, such as backplanes or chip-to-chip communication. Stratix™ GX devices were built to bridge various high-speed communications protocols and to fully accommodate value-added custom functions. The following two bridging examples show the versatility of the Stratix GX transceiver block through its compatibility with standard and custom backplane interfaces. For more details on the Stratix GX transceiver block, visit the Stratix GX Transceiver page.

10 Gigabit Ethernet XAUI to SPI-4.2 Bridge

High-speed serial links that use the 10-gigabit attachment unit interface (XAUI) in backplane and chip-to-chip communication are growing rapidly. The chip-to-chip source-synchronous interface SPI-4.2 (also known as SPI-4 Phase 2 and POS-PHY Level 4) is also popular and is being used as a template for emerging interfaces such as Network Packet Switching Interface (NPSI).

Figure 1 shows a diagram of how Stratix GX devices can bridge communication between XAUI and SPI-4.2 while providing users with the ability to implement custom logic in the data path. In this example, four serial links running at 3.125 Gbps each are connected over a backplane to a Stratix GX device. Stratix GX devices are ideal for this type of application because they can support up to 20 serial links running at 3.125 Gbps. In addition, the Stratix GX programmable logic can be customized to implement traffic management, queue management, statistical metering, and control functions. Stratix GX device source-synchronous I/O blocks can then be used to implement the 16-bit LVDS SPI-4.2 interface with dynamic phase alignment (DPA).

For more details on the implementation of XAUI in Stratix GX devices, visit the Stratix GX Transceiver Protocols page.

For more detailed information on the implementation of SPI-4.2 with DPA in Stratix GX devices, visit the Stratix GX Source-Synchronous Protocols page.

Figure 1: Stratix GX Device in XAUI to SPI-4.2 Bridge Application

Figure 1: Stratix GX Device in XAUI to SPI-4.2 Bridge Application

SONET/SDH Scrambled Backplane to SPI-4.2

Bridging a SONET/SDH scrambled backplane to an SPI-4.2 protocol is another sought-after solution needed in OC-192/STM-64 SONET/SDH systems. These systems typically transmit data across the backplane using scrambled coding techniques. Similar to the previous example using XAUI, Figure 2 shows a diagram of how Stratix GX devices can bridge communications between the backplane and SPI-4.2 and still allow for custom logic implementation in the data path. Stratix GX devices provide several key features to enable SONET/SDH backplane implementations, including the ability to bypass the 8B/10B, SERDES factors of 8 and 16 bits, and embedded A1A2 and A1A1A2A2 pattern detection.

For more details on the Stratix GX transceiver block, including support for scrambled coding schemes, visit the Stratix GX Transceiver page.

For more information on the implementation of SPI-4 in Stratix GX devices, visit the Stratix GX Source-Synchronous Protocols page.

Figure 2. Stratix GX Device in SONET Scrambled Backplane to SPI-4.2 Application

Figure 2. Stratix GX Device in SONET Scrambled Backplane to SPI-4.2 Application

Related Links

  • Stratix GX Transceiver Block Technical Details
  • Stratix GX Source Synchronous Protocols
  • Stratix GX Transceiver Protocols
  • Stratix GX Applications
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates