Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 High-End FPGAs
      About Stratix Series
   Stratix IV (E and GX)
   Stratix III (L and E)
   Stratix II (and GX)
   Stratix (and GX)
       Stratix
       Stratix GX
               Overview
               Design Utilities
               Features
               Literature
  
 Midrange FPGAs
   Arria (GX)
  
 Low-Cost FPGAs
   Cyclone III
   Cyclone II
   Cyclone
  
 CPLDs
   MAX II (and G, Z)
   MAX 3000A
  
 ASICs
      About HardCopy Series
   HardCopy IV (E and GX)
   HardCopy III
   HardCopy II
   HardCopy Stratix
  
 Device-Specific Offerings
   RoHS Compliant
      Extended Temperature
      Industrial Temperature
      Military Temperature
      Automotive Temperature
  
 Configuration Devices
   Enhanced Configuration
   Serial Configuration
  
 Mature Products
      Product Listing
  

SerialLite for Stratix GX and Stratix II GX Devices

The SerialLite protocol is designed as a lightweight, point-to-point protocol aimed at reducing footprint, latency, and overhead compared to other serial protocols. Because SerialLite focuses on providing essential functionality through scalability, this new, no-cost protocol serves as a complement to other serial protocols.

SerialLite is the first open-standard high-speed serial protocol with no restrictions on the implementation platform. The protocol specification and open-source reference design is now available.

SerialLite

Features

The protocol design includes a rich feature set and a single-lane transfer rate capability of 622 Mbps to 3.1875 Gbps (8B/10B encoded data). SerialLite currently has an aggregate data rate ranging from 500 Mbps to 40.8 Gbps. Future expansion of the platforms on which the protocol is offered will extend the aggregate data rate to be virtually unbounded.

The protocol incorporates the physical (PHY) layer and a portion of the link layer. The designer can augment the link layer further above SerialLite. The basic features of SerialLite include:

  • 8B/10B encoding is performed in the FPGA PHY layer
  • Packet encapsulation is performed in the link layer
  • Back-end interface uses the Atlanticâ„¢ interface that was pioneered by Altera

SerialLite is designed to be feature-scalable. Some of the optional features include:

  • Channel bonding scalability that is virtually unlimited
  • Capability to operate in streaming- or packet-based transfer mode
  • Packet prioritization
  • Data integrity protection using CRC-16 or CRC-32
  • Multiple channel multiplexing
  • Flow control
  • Retry-on-error

XAUI electrical specifications were used to define the SerialLite electrical specifications at the PHY layer. Due to the popularity of the XAUI specification, many designers are familiar with the XAUI protocol’s properties. The Stratix GX transceiver block was designed to meet XAUI specifications and therefore meets the SerialLite requirements.

Related Links

Cores Stratix GX Stratix II GX Characterization Report
  • Stratix GX Characterization Report is available upon request; contact your local Altera Sales Office
Protocol Standard

 

Next Steps

Buy Now

Support

Documentation

  Please Give Us Feedback