FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

On-Chip Termination Questions & Answers

Home > Products > Devices > Stratix (and GX) > Stratix > Features > On-Chip Termination Questions & Answers

With the increasing system speeds and clock edge rates, signal integrity has become crucial in digital designs. To improve signal integrity, both single-ended and differential signals should be properly terminated. Termination can be implemented with external termination resistors or with on-chip termination technology. Termination with external resistors offers better resolution and is recommended for designs with stringent tolerance requirements.

The most frequently asked questions about on-chip termination in Altera® Stratix™ devices are listed below.

  • Which types of on-chip termination are supported by Stratix and Stratix GX devices?
  • Can I use external termination resistors if I want to?
  • Can I use external termination resistors and on-chip termination in the same I/O bank?
  • Which differential I/O standards are supported with differential on-chip termination?
  • Do I need external reference resistors for LVDS termination?
  • Which I/O banks support differential on-chip termination?  
  • What impact does the use of on-chip termination have on the device’s power consumption?
  • Where can I find more information about on-chip termination?

Which types of on-chip termination are supported by Stratix and Stratix GX devices?

Three  types of on-chip termination are supported:

  • Series on-chip termination
  • Differential on-chip termination
  • High-speed serial interface (HSSI) differential on-chip termination (Stratix GX only)

Parallel on-chip termination is not supported.

Can I use external termination resistors if I want to?

Yes. You can use external termination resistors with Stratix devices; you do not have to use on-chip termination.

Can I use external termination resistors and on-chip termination in the same I/O bank?

Yes. Because on-chip termination can be selected on a pin-by-pin basis, you can use them with external termination resistors in the same I/O bank.

Which differential I/O standards are supported with differential on-chip termination?

Differential on-chip termination supports only 137-ohms or the LVDS I/O standard. In addition, HSSI differential on-chip termination supports 100-ohms, 120-ohms, and 150-ohms terminations for the LVDS, pseudo current mode logic (PCML), and LVPECL I/O standards.

Do I need external reference resistors for series on-chip termination?

No. Series on-chip termination is implemented through programmable drive strength, and does not require external reference resistors.

Do I need external reference resistors for LVDS termination?

No. External reference resistors are not required for LVDS termination.

Which I/O banks support differential on-chip termination?

Only the left and right banks support differential on-chip termination. Additionally, HSSI differential on-chip termination is only supported in the Stratix GX transceiver blocks.

What impact does the use of on-chip termination have on the device's power consumption?

The use of series and differential on-chip termination will have minimum impact on a device’s power consumption. However, use of parallel on-chip termination will dramatically increase the power consumption of the device. A typical application with 80-bit busses using SSTL 2 Class II will dissipate over 2 watts of additional power.

Where can I find more information about on-chip termination?

See the Using High-Speed Differential I/O Interfaces chapter of the Stratix Device Handbook for detailed information about on-chip termination in Stratix devices.

Related Links

  • On-Chip Termination Update for Stratix & Stratix GX
  • Stratix FPGA Family Errata Sheet
  • Using High-Speed Differential I/O Interfaces chapter of the Stratix Device Handbook

Top GIF

Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates