FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Stratix Architectural Efficiency

Home > Products > Devices > Stratix (and GX) > Stratix > Overview > Stratix Architectural Efficiency

Design efficiency can be defined as the effectiveness of an FPGA in fitting a design using minimum logic resources. Design efficiency depends upon the FPGA architecture, device resources, and development tools used for synthesis and place-and-route.

Altera® Stratix™ FPGAs were designed from the ground up to provide the optimum logic, memory, and routing architecture needed for complex system-on-a-programmable-chip (SOPC) designs. Stratix FPGAs, combined with Altera development tools, provide more efficient design implementation than competing FPGA devices, allowing designers to utilize smaller and lower-cost devices with ample resources.

Comparing Logic Resources

The basic programmable logic function in Altera's Stratix devices and Xilinx's Virtex-II Pro devices contains a register and a 4-input look-up table (LUT). Each architecture also has unique logic functions such as adders, carry chains, and multiplexers tied to the LUT to increase logic efficiency. While the associated logic is different between the competitive products, the LUT is the only common unit for comparing design efficiency between FPGA families.

Recently, Xilinx published a white paper comparing the efficiency of the Virtex-II Pro and Stratix device architectures by doing a low-level architectural analysis of both devices. This approach is similar to a comparison that was done between CISC and RISC microprocessors 20 years ago that originally concluded that RISC architectures had higher performance than CISC architectures because they had faster clock rates. However, real applications benchmarks showed that CISC architectures were, in fact, the more powerful architecture. Therefore, low-level architectural analysis proves to be a flawed method of analysis. The best method of comparison is to benchmark performance using real applications.

Architectural Efficiency Benchmarks

To compare the architectural efficiency of the Stratix FPGA and the Virtex-II Pro FPGA, Altera implemented 97 customer designs into both products. The percentage of logic resources used in each device was determined from the respective report files and compared. The results are shown in Figure 1.

Figure 1. Design Benchmark Results

Figure 1. Design Benchmark Results

On average, Virtex-II Pro FPGAs require 9% more LEs than Stratix FPGAs based on LUT count. While the benchmarks show typical results, individual results will vary with each design. For more information on this benchmark analysis, refer to the An Analytical Review of FPGA Logic Efficiency in Stratix, Virtex-II & Virtex-II Pro Devices White Paper, which compares the resource utilization efficiency of Stratix FPGAs with Virtex-II and Virtex-II Pro FPGAs.

Measuring Virtex-II Pro: LUTs vs. Logic Cells

Altera and Xilinx use two different metrics to measure the capacity of their FPGAs. Xilinx uses a metric called the logic cell (LC), while Altera uses the logic element (LE). LCs and LEs are not equal metrics and cannot be compared as such. In fact, the number of LCs is 12.5% more than the number of LUTs (while the number of LEs are equal to the number of 4-input LUTs). The effect of using LCs is to make the Virtex-II Pro devices appear 12.5% larger than they actually are.

Table 1 shows the LUT and LC count for all of the Virtex-II Pro devices as well as the LUT and LE count for Stratix devices.

Table 1. LUT, LC & LE Counts for Xilinx Virtex-II Pro FPGAs & Altera Stratix FPGAs
Virtex-II Pro FPGAs Stratix FPGAs
Device 4-Input LUT Logic Cells (LCs) Device 4-Input LUT Logic Elements (LEs)
XC2VP7 9,856 11,088 EP1S10 10,570 10,570
XC2VP20 18,560 20,880 EP1S20 18,460 18,460
XC2VP30 27,392 30,816 EP1S25 25,660 25,660
XC2VP40 38,784 43,632 EP1S30 32,470 32,470
XC2VP50 47,080 53,136 EP1S40 41,250 41,250
XC2VP70 66,176 74,448 EP1S60 57,120 57,120
XC2VP100 88,192 99,216 EP1S80 79,040 79,040

Conclusion

Using LCs to measure and compare the capacity of Virtex-II Pro devices serves no purpose. LCs are merely units of measurement that make the Virtex-II Pro devices look 12.5% larger than they actually are. Additionally, Altera's benchmark results show that on average, Stratix devices consume 9% fewer LUTs than Virtex-II Pro devices.

Figure 2 shows a comparison of actual logic capacity in Stratix and Virtex-II Pro devices.

Figure 2. Logic Capacity for Stratix & Virtex-II Pro Devices

Figure 2. Logic Capacity for Stratix & Virtex-II Pro Devices

Notes:

  1. Effective number of LUTs normalized to Altera LE.
  2. Normalized to number of LUTs.

Related Links

  • An Analytical Review of FPGA Logic Efficiency in Stratix, Virtex-II & Virtex-II Pro Devices
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates