Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 High-End FPGAs
      About Stratix Series
   Stratix IV (E and GX)
   Stratix III (L and E)
   Stratix II (and GX)
       Stratix II
       Stratix II GX
               Overview
               Design Utilities
               Features
               Literature
   Stratix (and GX)
  
 Midrange FPGAs
   Arria (GX)
  
 Low-Cost FPGAs
   Cyclone III
   Cyclone II
   Cyclone
  
 CPLDs
   MAX II (and G, Z)
   MAX 3000A
  
 ASICs
      About HardCopy Series
   HardCopy IV (E and GX)
   HardCopy III
   HardCopy II
   HardCopy Stratix
  
 Device-Specific Offerings
   Lead-Free
      Extended Temperature
      Industrial Temperature
      Military Temperature
      Automotive Temperature
  
 Configuration Devices
   Enhanced Configuration
   Serial Configuration
  
 Mature Products
      Product Listing
  

Stratix II GX FPGA Transceiver Protocols

It has become commonplace to use transceiver-based architecture to meet increased data bandwidth requirements in many applications. A number of protocols have emerged to support these applications and are now industry standards.

The Stratix® II GX FPGA transceiver architecture greatly simplifies protocol implementation by adding dedicated functionality within the physical coding sublayer block of the transceiver to meet compliance. The transceiver has been specifically designed to support the widest possible range of protocol standards across multiple data rates, while offering excellent signal integrity and keeping power consumption low.

Figure 1 shows Stratix II GX FPGA key protocol support by typical application.

Figure 1. Key Protocols & Applications

Figure 1. Key Protocols & Applications
View full size

Stratix II GX FPGAs support a complete solution for protocol-based applications. The solution includes dedicated intellectual property (IP) cores, development boards, reference designs, collateral, and protocol-specific characterization reports. The solutions, combined with Quartus® II development tools and SOPC Builder, help to reduce development overhead in both FPGA resources and engineering efforts.

Table 1 shows key protocol data rates and solution packages.

Table 1. Stratix II GX Complete Protocol Solutions
Standards Data Rate Complete Solution
Number of
Channels in Link
IP Kit Characterization
PCI Express 2.5 Gbps 1,4,8 Check Check Check
PCI Express 2.0 5.0 Gbps 1,4,8     Check
CEI-6G 6.375 Gbps 1   Check Check
SONET OC-12 622 Mbps 1   Check Check
SONET OC-48 2.488 Gbps 1   Check Check
Gigabit Ethernet 1.25 Gbps 1 Check Check Check
10 Gigabit Ethernet XAUI 3.125 Gbps 4 Check Check Check
SD-SDI 270 Mbps 1   Check Check
HD-SDI 1.485 Gbps 1   Check Check
3G-SDI 2.97 Gbps 1 Check   Check
Serial RapidIO® (SRIO) Standard 3.125 Gbps 1,4 Check   Check
Fibre Channel 1.0625, 2.125, 4.25 Gbps 1 Check   Check
SerialLite II 622 Mbps – 6.375 Gbps 1-256 Check Check Check
CPRI 0.614, 1.228, 2.4576 Gbps 1     Check
GPON 1.24416 Gbps 1     Check

Related Links

High-Speed Serial Solutions

Stratix II GX FPGAs

  Please Give Us Feedback