Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 High-End FPGAs
      About Stratix Series
   Stratix IV (E and GX)
   Stratix III (L and E)
   Stratix II (and GX)
   Stratix (and GX)
       Stratix
       Stratix GX
               Overview
               Design Utilities
               Features
               Literature
  
 Midrange FPGAs
   Arria (GX)
  
 Low-Cost FPGAs
   Cyclone III
   Cyclone II
   Cyclone
  
 CPLDs
   MAX II (and G, Z)
   MAX 3000A
  
 ASICs
      About HardCopy Series
   HardCopy IV (E and GX)
   HardCopy III
   HardCopy II
   HardCopy Stratix
  
 Device-Specific Offerings
   RoHS Compliant
      Extended Temperature
      Industrial Temperature
      Military Temperature
      Automotive Temperature
  
 Configuration Devices
   Enhanced Configuration
   Serial Configuration
  
 Mature Products
      Product Listing
  

Automatic Cyclic Redundancy Code Checking in Stratix GX FPGAs

Stratix® GX devices offer on-chip circuitry to automatically check cyclic redundancy code (CRC). Some critical applications require periodic checks to ensure continued data integrity in a high reliability environment. 

Checking CRC ensures data integrity and is one of the best techniques for mitigating single event upset (SEU) problems. This Stratix GX feature can be easily implemented for all designs at no extra cost and eliminates the need for complex external logic. A Quartus® II-computed CRC is loaded into the device during configuration, and dedicated circuitry checks it against an automatically computed CRC. The CRC_error pin reports failure when configuration RAM data is changed unintentionally and makes it easy to trigger re-configuration.   

Custom-Built Circuitry

Dedicated circuitry in Stratix GX devices continually and automatically checks for CRC errors in the configuration SRAM cells while the device is in user mode. Designers can monitor one external pin for the error and use it for re-configuration. Clock frequency can be changed by modulating the clock divider to select the desired checking period. 

Simple Software Interface

Just one simple click turns on automatic CRC checking in Quartus II version 4.1 software.

 
Single Event Upset

AN 357: Error Detection Using CRC in Altera FPGA Devices

  Please Give Us Feedback