Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

Development Kits       Altera Development Kits       Partner Development Kits       All Daughter Cards     Programming Hardware       Download Cables       Programming Adapters

Home > Products > Dev. Kits/Cables > Partner Development Kits > Twister DDR-SDRAM Evaluation Kit From FPGA Print This Page Subscribe to Email Twister DDR-SDRAM Evaluation Kit From FPGA from FPGA Twister is an evaluation board for exploring double data rate (DDR) SDRAM memory along with Altera's low-cost Cyclone®  devices. This evaluation kit is ideal for existing Nios® embedded processor users, kit owners, and developers who require additional memory bandwidth or intend to use low-cost DDR memories. The board is designed to support the maximum Cyclone DDR SDRAM data bandwidth. Besides the Altera® Cyclone device there is also an Altera MAX® device on the board that acts as a configuration controller. You can easily expand the Twister board by mounting daughter boards, such as FPGA's Lancelot VGA board, onto the Twister expansion interface. Twister is shipped with a DDR SDRAM reference design for Altera's Nios embedded processor. Ordering Information Development Kit Contents Available Documentation Contact Information Ordering Information Table 1. Twister DDR-SDRAM Evaluation Kit Ordering Code and Pricing Information Ordering Code Price Ordering Information TWISTER_RB $349 Contact FPGA Development Kit Contents The Twister DDR-SDRAM Evaluation Kit features: Twister DDR-SDRAM demonstration board—Revision B Cyclone EP1C6Q240C6 device MAX EPM3128ATC100-5 CPLD configuration control logic and EPCSI emulator DDR SDRAM (128 Mbits, 16-bit wide, 133 MHz) Flash (8 Mbits) Serial port (RS-232 DB9 port) Two 3.3-volt-tolerant expansion/prototype Santa Cruz headers Joint Test Action Group (JTAG) connector Four user-defined push-button switches Eight user-defined LEDs Power-on and status indicator LEDs DDR SDRAM controller with Avalon® interface Reference design using the DDR SDRAM controller Power supply Documentation Available Documentation Table 2. Twister DDR-SDRAM Development Kit Documents Available Document Comments Twister DDR SDRAM Evaluation Board User Manual Contact FPGA Twister DDR SDRAM Board Manual (Schematics, PCB, and BOM) Contact FPGA Twister DDR SDRAM Controller User Manual (223 KB) Contact FPGA Contact Information Rotselaar 38 NL-4907 LH Oosterhout The Netherlands Tel: +31(0)162 49 08 02 Fax: +31 (0)162 49 08 19 E-mail: gvvliet@alearep.com Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation