FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Altera Partner Profile: TurboConcept

Home > Products > Intellectual Property > AMPP Core Partners > Altera Partner Profile: TurboConcept
Turbo Concept Logo
  • Overview
  • Available Products
  • Additional Services and Features
  • Contact Information

Overview

TurboConcept is an industry-reference provider of intellectual property (IP) cores for turbo and LDPC codes.  Founded in 1999, TurboConcept has been at the forefront of innovation in forward error correction (FEC).  TurboConcept has been actively contributing to open standards bodies such as DVB and has developed a large product portfolio of standard and proprietary solutions.  

TurboConcept currently provides the products shown in Tables 1 and 2.

Table 1. Available AMPPSM Approved Certified IP Cores (1)
Product Description Supported Altera® Devices
TC1000 DVB-RCS
  • DVB-RCS compliant
  • Versatile convolutional turbo code
  • Scalable throughput

Cyclone® and Stratix® series devices

TC1000 WiMAX
  • IEEE802.16d/e compliant
  • Versatile convolutional turbo code
  • Scalable throughput
Cyclone and Stratix series devices
TC7000-LTE
  • Turbo convolutional code
  • Compliant with 3GPP-LTE
  • High throughput
Cyclone and Stratix series devices
TC3400
  • Turbo product code
  • IEEE802.16 compliant
  • Low complexity/high throughput
Cyclone and Stratix series devices

Note:

  1. AMPP: Altera Megafunction Partners Program. "AMPP Approved" indicates certified IP cores that meet Altera's sales standards and have passed rigorous engineering testing.
Table 2. Other Cores
Product Description Supported Altera Devices
TC4000 Series 
  • DVB-S2 compliant
  • LDPC+BCH decoder
  • Scalable throughput
Stratix II, Stratix 
TC6000 Series 
  • CCSDS compliant
  • Convolutional turbo code
  • Designed for low code rate applications
Cyclone II, Stratix II, Stratix 

Additional Services and Features

TurboConcept provides the following additional services and features:

  • VHDL verification testbench
  • Bit-accurate C/MATLAB model
  • Detailed core documentation
  • Support and maintenance
  • IP evaluation/demonstration using Altera Stratix series digital signal processing (DSP) development platforms
  • Customization/adaptations for specific requirements

Contact Information

For additional information, contact TurboConcept S.A.S. at:

TurboConcept S.A.S.
40, rue Joseph Fourier
29280 Plouzane, France
Tel. +33 2 98 05 63 80
Fax +33 2 98 05 63 89
Email: info@turboconcept.com
URL: www.turboconcept.com

Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates