Bridges, referred to as Qsys and SOPC Builder components, are unlicensed intellectual property (IP) blocks that leverage the Altera® Avalon® Memory-Mapped (Avalon-MM) and Avalon Streaming (Avalon-ST) interfaces. They are used to control the topology of a system developed using the Qsys system integration and SOPC Builder design tools. Learn more about the Avalon interfaces in the Avalon Interface Specifications (PDF) and System Interconnect Fabric for Streaming Interfaces (PDF) chapter of the SOPC Builder Features section in volume 4 of the Quartus II Handbook.
Solution Type ![]() | Supported Devices | SOPC Builder Ready ![]() | Qsys Compliant ![]() | Provider ![]() | |
|---|---|---|---|---|---|
![]() |
![]() |
Altera | |||
![]() |
![]() |
Altera | |||
![]() |
![]() |
Altera | |||
![]() |
![]() |
Altera | |||
![]() |
![]() |
Altera | |||
![]() |
![]() |
Eureka Technology Inc. | |||
![]() |
![]() |
Altera | |||
![]() |
![]() |
Eureka Technology Inc. | |||
![]() |
![]() |
Altera | |||
![]() |
![]() |
Altera | |||
![]() |
![]() |
Altera |
The use of Altera’s Qsys and SOPC Builder components, intellectual property cores, and reference designs is governed by, and subject to, the terms and conditions of the Altera Program License Subscription Agreement, the Altera MegaCore Function License Terms and Conditions, and the Altera Hardware Reference Design License Agreement respectively.




