FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

IP Certifications

Home > Products > Intellectual Property > IP Certifications

Altera is committed to providing intellectual property (IP) cores that work seamlessly with Altera® tools or interface specifications, providing a complete system-on-a-programmable-chip (SOPC) solution quickly and easily. Altera may award IP cores one or more of the following certifications.

AMPP Approved
Altera awards the AMPPSM Approved certification to all third-party IP cores that have undergone Altera's thorough internal review process. Altera works closely with AMPP Partners to ensure that these cores support the newest device families, integrate with Altera design software, and enable a high-quality user experience. Refer to the AMPP Program web page for more information.

SOPC Builder Ready
Altera awards the SOPC Builder Ready certification to IP cores that have plug-and-play integration with SOPC Builder, part of Quartus® II software. SOPC Builder Ready cores support Avalon® interfaces to communicate with the Nios® II embedded processors, as well as other data masters, via the system interconnect fabric.  These cores also include applicable software drivers, low-level routines, or other software design files. Refer to the SOPC Builder Ready web page for more information about SOPC Builder Ready IP cores.

DSP Builder Ready
Altera awards the DSP Builder Ready certification to IP cores that have plug-and-play integration with Altera's DSP Builder software. DSP Builder shortens digital signal processing (DSP) design cycles by helping you create the hardware representation of a DSP design in an algorithm-friendly development environment. You can combine existing MATLAB/Simulink blocks with Altera DSP Builder/MegaCore® blocks to verify system-level specifications and generate hardware implementations. After installing DSP Builder Ready IP, a symbol appears in the Simulink library browser under Altera DSP Builder blockset.
Atlantic Compliant
Altera awards the Atlantic™ Compliant certification to IP cores that have an interface that is compliant with the Atlantic interface specification, a high-performance point-to-point interface for asynchronous cell- or packet-based transfers. The standard Atlantic interface makes it easy to integrate multiple IP cores and user-designed logic, potentially saving weeks of design time.

I-Tested
Altera awards I-Tested certification to IP cores that have been tested to be compliant with protocol standards.  These cores are verified in an Altera FPGA on an evaluation board with the ASSPs, hardware components, or test equipment necessary to ensure interoperability according to the necessary protocols. Refer to the I-Tested web page for more information about I-Tested IP cores.
Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates