Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
   DSP
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

I-Tested

I-Tested

In an increasingly competitive market, hardware designers must focus time and effort on designs that enhance and differentiate a product, rather than on designs that implement industry-standard protocols or interfaces. Drop-in intellectual property (IP) cores have, therefore, become a popular way to fulfill the need for standard protocol and interface logic. To ensure that an IP core meets the functional requirements of a complex protocol or the critical I/O timing requirements of an interface, hardware verification must be performed.

Altera awards the interoperability-tested or I-Tested certification to MegaCore® or Altera® Megafunction Partners Program (AMPPSM) IP cores that have been verified in an Altera FPGA on an evaluation board with the ASSPs, hardware components, or test equipment necessary to ensure interoperability according to the necessary protocols.

Availability

Visit the IP search engine on the IP MegaStore page for an up-to-date list of I-Tested IP cores.


I-Tested Core Deliverables

For Altera to certify an IP core as I-Tested, the core must have the following deliverables.

Successful Interoperability Testing in an Altera FPGA on an Evaluation Board

The board must include other industry-standard components and/or off-board interfaces (e.g. to standard hardware test equipment) to verify the protocol managed by the IP core. The core must be tested at least with typical configurations and parameters and with typical performance targets.

Description of Hardware Platform

Core documentation must include a description of the hardware platform used, including the types of components used.

Documentation of Interoperability Test Process

Core documentation must include descriptions of the tests performed. Details of test results may also be given, as appropriate.

AMPP Approved Certification (AMPP Cores Only)

Altera provides this certification of AMPPSM partner IP cores. During testing, Altera verifies that the function compiles in an Altera standard design flow, passes its own testbench, and includes good quality documentation.

 

  Please Give Us Feedback