Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

IP Products    Embedded Processors    Interfaces & Peripherals    DSP    Communications           Cell/Packet           SONET/SDH           PDH (T/E Carrier)           Encoding/Decoding           HDLC           UTOPIA           POS-PHY           Bluetooth           FlexBus           CSIX           Additional Functions           Consortiums           Literature     About IP       Designing with IP       Evaluate and Download IP       IP Certifications       System Design       Request IP     IP Industry Partners       About AMPP Program       AMPP Core Partners

Home > Products > Intellectual Property > Communications > CSIX > CSIX Interface Print This Page Subscribe to Email CSIX Interface from SOCmagic Features Conforms to common switch interface (CSIX) specification CSIX-L1 1.0 Supports UTOPIA and packet over SONET (POS) interfaces on the traffic manager side and synchronous interfaces on the fabric side Includes user data and flow control channels Optimized for Altera® APEX™ 20KC and APEX II architectures Block Diagram Figure 1 shows a block diagram of the function. Figure 1. Block Diagram Click for full detail (46KB) Description The CSIX defines a physical interface for transferring information between a traffic manager (network processor) and a switching fabric. SOCmagic's CSIX interface core implements the transition from traditional interfaces to the CSIX interface. The CSIX interface core consists of two components: traffic manager-to-CSIX, which is applied to the line card, and CSIX-to-fabric, which is applied to the fabric. The traffic manager-to-CSIX adapts the traffic manager interface (UTOPIA and POS) to the CSIX interface, and the CSIX-to-fabric adapts the CSIX interface to the fabric synchronous interface. Device Utilization & Performance Table 1 lists the typical device utilization results for the megafunction. Table 1. Typical Device Utilization for the Megafunction Device Speed Grade Utilization Performance (fMAX) Parameter Setting Logic Elements (LEs) Embedded system blocks (ESBs) I/O pins EP2A15FC672 -7 1,321 26 217 124 MHz Maximum frame payload size = 56 (TM-to-CSIX part) EP2A15FC672 -7 1,415 26 209 110 MHz Maximum frame payload size = 56 (CSIX-to-fabric part) Deliverables Encrypted netlist packet: VHDL component declaration file and Altera hardware description language (AHDL) include files and block symbol files Encrypted EDIF netlist Constraint files Waveform file for simulation Data sheet Source packet: VHDL source code files Constraint files VHDL testbench Data sheet Contact Information For additional information, you can contact SOCmagic at: SOCmagic Helen Garden, 22-302 Shekou, Shenzhen, 518067 China Tel: +86 755 26830606 Fax: +86 755 26830606 E-mail: info@socmagic.com http://www.socmagic.com   Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation