FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

ATM Deformatter

Home > Products > Intellectual Property > Communications > Cell/Packet > ATM Deformatter

from Adaptive Micro-Ware, Inc.

Request Free Evaluation



AMPP Approved
OpenCore Support



Features

  • Includes serial or parallel input modes
  • Supports up to eight virtual path identifier/virtual channel identifier (VPI/VCI) combinations
  • Enables channels to be selected when they are compiled
  • Configures addresses in run-time
  • Uses first byte of payload as channel router
  • Verifies header error control (HEC) code
  • Features payload type identifier output support of AAL-5
  • Uses fully synchronous design

Block Diagram

Figure 1 shows a block diagram of the function.

Figure 1. ATM Deformatter Function

Figure 1. ATM Deformatter Function

Description

The ATM Deformatter core is a highly efficient core that provides asynchronous transfer mode (ATM) deformatting functionality for basic ATM mode requirements. Typical applications for this core include telecommunications and wide area networks (WANs), xDSL equipment, multiplexing equipment, video conferencing, and video streaming.

The core can support up to eight individual VPI/VCI combinations and a transport channel that can route the eight channels based on the first payload byte using a common VPI/VCI. It also accepts either a serial input stream or a byte-wide parallel stream.

Device Utilization and Performance

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Target Device Speed Grade Utilization Performance
(fMAX)
Parameter
Setting
LEs (1) I/O Pins
APEX™ 20KE -1 262 (2) 72 112.89 MHz None
ACEX® 1K -1 310 (3) 72 113.64 MHz None

Notes:

  1. LEs = Logic elements
  2. 262 LEs for the first channel, and 40 LEs per channel thereafter
  3. 310 LEs for the first channel, 45 LEs per channel thereafter

Contact Information

For additional information, contact:

Adaptive Micro-Ware, Inc.
6917 Innovation Boulevard
Fort Wayne, IN 46818 USA
Tel: (260) 489-0046
Fax: (260) 489-8087
Email: sales@adaptivemicro.com
URL: www.adaptivemicro.com

Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates