Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
   DSP
   Communications
          Cell/Packet
          SONET/SDH
          PDH (T/E Carrier)
          Encoding/Decoding
          HDLC
          UTOPIA
          POS-PHY
          Bluetooth
          FlexBus
          CSIX
          Additional Functions
          Consortiums
          Literature
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

T1 Deframer

from Adaptive Micro-Ware, Inc.

Request Free Evaluation



AMPP Approved
OpenCore Support



Features

  • Supports T1-Extended Super Frame (ESF) frame structure
  • Features fast frame alignment time
  • Provides frame alignment indicator
  • Supports robbed signaling recovery
  • Uses fully synchronous design

Block Diagram

Figure 1 shows a block diagram of the function.

Figure 1. T1 Deframer Function

Figure 1. T1 Deframer Function

Description

Use the T1 Deframer core in communication applications including multiplexing equipment, high-speed computer links, Internet access points, video conferencing, and video streaming.

The T1 Deframer design provides T1 synchronization and deframing using the ESF format. The deframer also provides clock synchronization from the T1 clock to the system clock for the data stream. The deframer receives clock and data from the network and uses internal RAM to quickly provide frame alignment (typically no more than 100 ms).

The deframed serial data passes to the next module at the system clock rate; the deframer provides outputs identifying the positions of the framing bits and an indicator for the first bit in the ESF multiframe structure. It also provides outputs indicating the current frame within a multi-frame, the current timeslot in a frame, and the current bit in a timeslot. This allows extraction of CRC6 and data link bits in the framing pattern and supports the extraction of robbed bit signaling. The deframer does not verify the CRC6 pattern.

Device Utilization and Performance

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Target Device Speed Grade Utilization Performance
(fMAX)
Parameter Setting
LEs (1) I/O Pins ESBs (2)
APEX 20KE -1 145 23 3 130.63 MHz None
ACEX® 1K -1 183 23 2 80.65 MHz None

Notes:

  1. LE = Logic element.
  2. ESB = Embedded system block

Contact Information

For additional information, contact:

Adaptive Micro-Ware, Inc.
6917 Innovation Boulevard
Fort Wayne, IN 46818 USA
Tel: (260) 489-0046
Fax: (260) 489-8087
Email: ipcores@adaptivemicro.com
URL: www.adaptivemicro.com

 

  Please Give Us Feedback