FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

T1 Deframer

Home > Products > Intellectual Property > Communications > PDH (T/E Carrier) > T1 Deframer

from Adaptive Micro-Ware, Inc.

Request Free Evaluation



AMPP Approved
OpenCore Support



Features

  • Supports T1-Extended Super Frame (ESF) frame structure
  • Features fast frame alignment time
  • Provides frame alignment indicator
  • Supports robbed signaling recovery
  • Uses fully synchronous design

Block Diagram

Figure 1 shows a block diagram of the function.

Figure 1. T1 Deframer Function

Figure 1. T1 Deframer Function

Description

Use the T1 Deframer core in communication applications including multiplexing equipment, high-speed computer links, Internet access points, video conferencing, and video streaming.

The T1 Deframer design provides T1 synchronization and deframing using the ESF format. The deframer also provides clock synchronization from the T1 clock to the system clock for the data stream. The deframer receives clock and data from the network and uses internal RAM to quickly provide frame alignment (typically no more than 100 ms).

The deframed serial data passes to the next module at the system clock rate; the deframer provides outputs identifying the positions of the framing bits and an indicator for the first bit in the ESF multiframe structure. It also provides outputs indicating the current frame within a multi-frame, the current timeslot in a frame, and the current bit in a timeslot. This allows extraction of CRC6 and data link bits in the framing pattern and supports the extraction of robbed bit signaling. The deframer does not verify the CRC6 pattern.

Device Utilization and Performance

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Target Device Speed Grade Utilization Performance
(fMAX)
Parameter Setting
LEs (1) I/O Pins ESBs (2)
APEX™ 20KE -1 145 23 3 130.63 MHz None
ACEX® 1K -1 183 23 2 80.65 MHz None

Notes:

  1. LE = Logic element.
  2. ESB = Embedded system block

Contact Information

For additional information, contact:

Adaptive Micro-Ware, Inc.
6917 Innovation Boulevard
Fort Wayne, IN 46818 USA
Tel: (260) 489-0046
Fax: (260) 489-8087
Email: sales@adaptivemicro.com
URL: www.adaptivemicro.com

 
Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates