Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
   DSP
   Communications
          Cell/Packet
          SONET/SDH
          PDH (T/E Carrier)
          Encoding/Decoding
          HDLC
          UTOPIA
          POS-PHY
          Bluetooth
          FlexBus
          CSIX
          Additional Functions
          Consortiums
          Literature
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

T1 Framer

from Adaptive Micro-Ware, Inc.

Request Free Evaluation



AMPP Approved
OpenCore Support
SOPC Builder Ready



Features

  • Generates T1-Extended Super Frame (ESF) frame structure
  • Supports CRC-6 generation
  • Provides frame location output
  • Uses fully synchronous design

Block Diagram

Figure 1 shows a block diagram of the function.

Figure 1. T1 Framer Function

Figure 1 shows a block diagram of the function

Description

Use the T1 Framer core in communication applications including multiplexing equipment, high-speed computer links, Internet access points, video conferencing, and video streaming.

The T1 Framer core provides T1 framing using the ESF format. The framer also provides clock synchronization from the system clock to the T1 clock for the data stream. The framer accepts 8-bit timeslot data presented to it following a timeslot request from the framer. The framer also provides a framing indicator for timeslot alignment.

Device Utilization and Performance

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Target Device Speed Grade Utilization Performance
(fMAX)
Parameter
Setting
LEs (1) I/O Pins
APEX 20KE -1 98 27 177.24 MHz None
ACEX® 1K -1 183 27 144.93 MHz None

Note:

  1. LEs = Logic elements

Contact Information

For additional information, contact:

Adaptive Micro-Ware, Inc.
6917 Innovation Boulevard
Fort Wayne, IN 46818 USA
Tel: (260) 489-0046
Fax: (260) 489-8087
Email: ipcores@adaptivemicro.com
URL: www.adaptivemicro.com

 

  Please Give Us Feedback