Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
   DSP
   Communications
          Cell/Packet
          SONET/SDH
          PDH (T/E Carrier)
          Encoding/Decoding
          HDLC
          UTOPIA
          POS-PHY
          Bluetooth
          FlexBus
          CSIX
          Additional Functions
          Consortiums
          Literature
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

POS-PHY Level 2 and 3 Compiler

from Altera Corporation

View Literature
Download Free Evaluation



OpenCore Plus Support
Atlantic(TM) Compliant



Features

  • Link-layer or PHY-layer POS-PHY interfaces
  • Bridges between different POS-PHY interfaces
  • Single-PHY (SPHY) or up to 8-channel multi-PHY (MPHY) operation, with configurable FIFO buffers
  • AtlanticTM interface allows a consistent interface between all Altera® cell and packet MegaCore® functions
  • Many POS-PHY bus widths (8 bits, 16  bits, 32 bits) and Atlantic system bus widths (8 bits, 16 bits, 32 bits, 64 bits)
  • Easy-to-use IP Toolbench interface and functional simulation models in Verilog and VHDL

Applications

  • Up to OC-48 rate packet over SONET (POS) or packet over Asynchronous Transfer Mode (ATM) interface in Internet protocol switch/routers, WAN switches, SONET cross connects, or multiplexers
  • Interconnect for SONET framer to Ethernet media access control (MAC), or ATM link layer to PHY devices
  • Bridge or aggregation for POS-PHY to POS-PHY or Ethernet MAC

Standards Compliant

  • Conforms to POS-PHY Level 2 and Level 3 specifications
  • POS-PHY Level 3 compliant with thePOS-PHY Level 3 Specification, Issue 4, June2000; POS-PHY Level 2 compliant with the POS-PHY Level 2 Specification, Issue 5, December 1998

High Performance

  • Supports traffic up to a rate of 3.2 Gbps in POS-PHY Level 3 (OC-48) and 832 Mbps in POS-PHY Level 2
  • Up to 350-MHz intellectual property (IP) core frequency 

General Description

The POS-PHY Level 2 and 3 compiler generates MegaCore functions for use in link-layer or PHY devices that transfer data to and from packet over SONET/synchronous digital hierarchy (SDH) devices using the standard POS-PHY bus. The compiler comprises separately configurable modules, which can be easily combined via the IP Toolbench to generate a highly parameterized module, allowing POS-PHY compliant interfaces (and non-standard interfaces) to be included in custom designs.  Figure 1 shows the possible interfaces. Figure 2 shows the possible bridges.

Figure 1. Interfaces

Figure 1: Interfaces

Figure 2. Bridges

Figure 2: Bridges

Atlantic Interface

The Atlantic interface allows a consistent interface between all Altera cell and packet MegaCore functions. The Atlantic interface supports a point-to-point connection.

For more information on the Atlantic interface, refer to FS 13: Atlantic Interface.

OpenCore Plus Evaluation

Use the Altera OpenCore Plus Evaluation flow to test drive this IP core.

Performance

Typical expected performance and utilization figures for this MegaCore function are provided in the POS-PHY Level 2&3 Compiler User Guide (PDF).

Technical Support

Technical support for this MegaCore function is provided by the Altera mySupport online issue tracking system. You may also search the Altera Knowledge Database for topics related to this function.

Related Documents

  Please Give Us Feedback