Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
   DSP
   Communications
          Cell/Packet
          SONET/SDH
          PDH (T/E Carrier)
          Encoding/Decoding
          HDLC
          UTOPIA
          POS-PHY
          Bluetooth
          FlexBus
          CSIX
          Additional Functions
          Consortiums
          Literature
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

UTOPIA Level 2 Master MegaCore Function

from Altera Corporation

View Literature
Download Free Evaluation



OpenCore Plus Support
Atlantic(TM) Compliant
I-Test



Features

  • Conforms to the UTOPIA Level 2, Version 1.0specification
  • 8-bit or 16-bit UTOPIA bus operation
  • Single-PHY (SPHY) operation, with both octet-level and cell-level handshaking
  • Multi-PHY (MPHY) operation, with singleclavsignal
    • Logical-to-physical address translation via programmable look-up table (LUT) 
  • Parity generation and detection
  • Atlantic™ interface—packet-based interface that is compatible with other Altera®cell and packet MegaCore® functions
  • Intellectual property (IP) functional simulation models for use in Altera-supported VHDL and Verilog HDL simulators
  • Easy-to-use IP Toolbench interface
  • Support for OpenCore Plus evaluation

General Description

The UTOPIA Level 2 Master MegaCore function is designed for use in Asynchronous Transfer Mode (ATM)-layer devices that transfer data to and from PHY devices using the standard UTOPIA bus. The UTOPIA Level 2 Master MegaCore function comprises a separate transmitter and receiver; both support SPHY and MPHY operation modes. SPHY mode supports octet-level or cell-level handshake; MPHY mode supports cell-level handshake with up to 31 PHY devices. The transmitter polls the PHYs in a round-robin fashion to determine which are ready to receive data transfers and outputs the poll status to the ATM layer. The transmitter accepts cells from the ATM layer and sends them to the PHY devices via the UTOPIA bus interface. There is an option to generate parity information for the UTOPIA bus. The receiver polls the PHYs in a round-robin fashion to determine which are ready to send data transfers and outputs the poll status to the ATM layer. The receiver accepts cells from the PHY devices via the UTOPIA bus interface and sends them to the ATM layer. There is an option to check for parity errors on the UTOPIA bus.

Figure 1 shows the UTOPIA MegaCore function block diagram.

Figure 1. UTOPIA Block Diagram

UTOPIA Block Diagram

OpenCore Plus Evaluation

Use the Altera OpenCore Plus evaluation flow to test drive this IP core.

Performance

Typical expected performance and utilization figures for this MegaCore function are provided in the UTOPIA Level 2 Master MegaCore Function User Guide (PDF).

Technical Support

For technical support on this MegaCore function, please visit the Altera mySupport online issue tracking system.

Related Documents

  Please Give Us Feedback