Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
   DSP
          Filtering
          Modulation/Demodulation
          Transforms
          Encryption/Decryption
          Error Detection/Correction
          Video & Image Processing
          Audio Processing
          Arithmetic
          Signal Generation
          Additional Functions
          Consortiums
          Literature
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

Viterbi Compiler

from Altera Corporation

View Literature
Download Free Evaluation



OpenCore Plus Support
DSP Builder Ready



Features and Description

The Altera® Viterbi Compiler generates high-performance, soft-decision Viterbi MegaCore®functions that implement a wide range of standard Viterbi decoders.

Viterbi decoding (also known as maximum likelihood decoding or forward dynamic programming) is the most common way of decoding convolutional codes by using an asymptotically optimum decoding technique. In its basic form, Viterbi decoding is an efficient, recursive algorithm that performs an optimal exhaustive search. A convolutional encoder and Viterbi decoder are typically used together to provide error correction over a noisy channel. For example, a communications channel.

Other features of the Altera Viterbi compiler include:

  • High-speed parallel architecture with
    • Performance of over 240 Mbps
    • Fully parallel operation
    • Enhanced block decoding and continuous decoding
  • Low-speed to medium-speed, hybrid architecture
    • Configurable number of add compare and select (ACS) units
    • Memory-based architecture
    • Wide range of performance and logic area
  • Fully parameterized Viterbi decoder, including:
    • Number of coded bits
    • Constraint length
    • Number of soft bits
    • Traceback length
    • Polynomial for each coded bit
    • Variable constraint length
  • Modulation support
    • Trellis coded modulation (TCM) option
  • Simulation and verification
    • VHDL testbenches to verify the decoder
    • IP functional simulation models for use in Altera-supported VHDL and Verilog HDL simulators
  • Interfaces and tools
    • Avalon®Streaming interfaces
    • DSP Builder ready

IP Evaluation

Use Altera’s freeOpenCore Plus Evaluation feature to test drive this MegaCore function.

Performance and Resource Utilization

Typical expected performance and utilization figures for this MegaCore function are provided in theViterbi Compiler User Guide(PDF).

Technical Support

For technical support on this MegaCore function, please visit theAltera mySupport online issue tracking system.

Related Documents

  Please Give Us Feedback