Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
   DSP
          Filtering
          Modulation/Demodulation
          Transforms
          Encryption/Decryption
          Error Detection/Correction
          Video & Image Processing
          Audio Processing
          Arithmetic
          Signal Generation
          Additional Functions
          Consortiums
          Literature
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

Reed-Solomon Decoder

from Amphion Semiconductor, Ltd.

Request Free Evaluation



AMPP Approved
OpenCore Support



Features

  • Configurable solution for high data rate Reed-Solomon decoding
  • Supports a range of standards, including European Telecommunication Standards (ETS) 300-421 and ETS 300-429
  • Single implementation supports any valid block length
  • Processes both burst and continuous data
  • Supports high-speed applications (up to 400 Mbps)
  • Symbol wide input and output, clock by single symbol rate clock (higher rate clock, if available, can be used to reduce gate count)
  • Simple function interface allows easy integration into larger systems

Block Diagram

Figure 1 shows the block diagram for the Reed-Solomon decoder megafunction.

Figure 1. Block Diagram

Figure 1. Block Diagram

Description

The Amphion Reed-Solomon decoder megafunction provides compact, high-performance solutions for a wide range of applications, and is consistent with the requirements of the European digital video broadcast (DVB) standards.

The European DVB standards provide system requirements for the broadcast of MPEG2 transport packets via, for example, cable or satellite channels. Reed-Solomon error correction coding techniques are employed on the 188-byte MTS packets, with the capability to correct eight errors per transport packet being required. This process requires 16 parity symbols per MTS packet resulting in a shortened Reed-Solomon codeword of N = 204, K = 188 (N is the number of symbols per codeword, K is the number of information symbols).

Amphion has developed a range of Reed-Solomon decoder megafunctions, capable of operation up to 100 Mbps in Altera complex programmable logic devices (CPLDs). This Reed-Solomon decoder megafunction is designed specifically for the requirements of DVB standards.

The megafunction assumes only the availability of a symbol rate clock and all operations in the decoder are timed with this clock. If a higher rate clock, for example a bit rate clock, is available, the clock can be used to reduce the gate count of the decoder.

Device Utilization Example

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Device Speed Grade Utilization Performance(fMAX) Parameter Setting
Logic Cells EABs (1)
EPF10K30A -1 1,605 6 320 Mbps N = 204, K = 188,
8-bit symbols

Note:

  1. EABs = Embedded array blocks

Contact Information

For additional information, you can contact Amphion Semiconductor, Ltd. at:

Amphion Semiconductor, Ltd.
51 Malone Road
Belfast, BT9 6RY
Northern Ireland
Tel. +44 28 9050-4000
Fax +44 28 9050-4001

Email: info@amphion.com
URL: http://www.amphion.com

  Please Give Us Feedback