FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

DVB-RCS CTC Turbo Decoder TC1000

Home > Products > Intellectual Property > DSP > Error Detection & Correction > DVB-RCS CTC Turbo Decoder TC1000

from TurboConcept

Download Free Evaluation



AMPP Approved
OpenCore Support

Overview

TC1000-WiMAX is a convolutional turbo code (CTC) decoder optimized for DVB-Return Channel Satellite (DVB-RCS) specification EN 301790 applications. It offers near floating-point bit-error rate (BER) performance.  The decoder's high-speed architecture is ideal for achieving the highest throughput possible for all Altera® device families.

Three throughput levels are available:

  • 2x core version for 20–40 Mbps
  • 4x core version for 40–60 Mbps
  • 8x core version for 60–100+ Mbps

Throughput depends on the selected device and varies according to block size.  Please contact TurboConcept for additional information.

An efficient parallel architecture allows the core memory usage to be nearly constant for all throughput levels. A corresponding encoder core is also available. Contact TurboConcept for more details.

Features

  • Near floating-point bit-error rate (BER) performance
  • High-speed and low-complexity core
  • Scalable throughput from 30 to 100+ Mbit/s decoded
  • Selectable maximum block size: 256, 512, 1024, or 2048 bytes
  • Code rates available: 1/3, 1/2, 2/3, 3/4, 4/5, 6/7
  • Full DVB-RCS compliance (all block sizes, code rates, reverse ordering, etc.)
  • Block-by-block change of block size, code rate, and modulation
  • Low latency
  • Channel quality monitoring
  • Low-cost Cyclone® family profile (beginning with Cyclone II EP2C8 device)
  • High-speed Stratix® family profile (beginning with Stratix II FPGAs)
  • Industry reference core—field proven

Standard Deliverables

The core is delivered as a synthesized netlist. Additional deliverables include:

  • RTL-model simulation libraries
  • MATLAB/C bit-true model
  • Testbench VHDL source code
  • Technical support and documentation

 Contact Information

For additional information, contact TurboConcept at:

TurboConcept
40, rue Joseph Fourier
29280 Plouzane, France
Tel. +33 2 98 05 63 80
Fax +33 2 98 05 63 89
E-mail: info@turboconcept.com
http://www.turboconcept.com

Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates