FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Turbo Product Code Decoder TC3400

Home > Products > Intellectual Property > DSP > Error Detection & Correction > Turbo Product Code Decoder TC3400

from TurboConcept

Download Free Evaluation



AMPP Approved
OpenCore Support

Overview

The TurboConcept TC3400 is an iterative decoder of Turbo Product Codes (TPC). TPC is an attractive, advanced forward error correction (FEC) technique offering optimization for low implementation cost or very high throughput.

The TC3400 supports two-dimensional TPC codes, built using parity codes or Hamming codes. Optional support for high-performance Bose-Chaudhuri-Hocquenghem (BCH) codes (double-error correcting BCH family) is also available. The maximum code length and the optional BCH code support are chosen up-front as parameter options before core generation. This enables optimized core resource usage.

Two distinct throughput profiles are available:

  • Single decoder engine, TC3401, offering 40–50 coded Mbps on low-cost devices (Cyclone®  series)
  • Four decoder engines, TC3404, offering 300+ coded Mbps on high-performance devices (Stratix®  series)

A corresponding TPC encoder is available.  Please contact TurboConcept for more details.

Features

  • High error correction performance, especially for high code-rate applications
  • Efficient and scalable architecture
  • Constituent codes
    • Parity codes
    • Extended Hamming codes
    • Extended BCH double error-correcting codes
  • Row code sizes: 16, 32, 64, 128, or 256 bits
  • Column code sizes: 16, 32, 64, 128, or 256 bits
  • Shortened facilities to adjust packet size and coding rate
  • On-the-fly code changes
  • From 2 to 16 iterations
  • Reduces latency by bank-swapping option
  • Two selectable configuration interfaces
  • Selectable input data quantization width

Standard Deliverables

The TC3400 core is delivered as a synthesized netlist.  Deliverables include:

  • RTL model simulation libraries
  • MATLAB/C bit-true model
  • Testbench VHDL source code
  • Technical support and documentation

Contact Information

For additional information, contact TurboConcept at:

TurboConcept
40, rue Joseph Fourier
29280 Plouzane, France
Tel. +33 2 98 05 63 80
Fax +33 2 98 05 63 89
E-mail: info@turboconcept.com
http://www.turboconcept.com

Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates