FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

CIC MegaCore Function

Home > Products > Intellectual Property > DSP > Filters & Transforms > CIC MegaCore Function

from Altera Corporation

View Literature
Download Free Evaluation



OpenCore Plus Support

Features and Description

CIC filters (also known as Hogenauer filters) are computationally efficient for extracting baseband signals from narrow-band sources using decimation and for constructing narrow-band signals from processed baseband signals using interpolation.

Therefore, CIC allows for an economical and multiplier-free hardware implementation of a filter, and is widely used in sample rate conversion designs such as digital downconverters (DDC) and digital upconverters (DUC). See Figures 1 and 2.

The Altera® CIC MegaCore® function provides an easy-to-use MegaWizard® interface for parameterization and hardware generation of a fully parameterizable CIC function, which allows you to set the following parameters:

  • Selectable decimation or interpolation filter types
  • Configurable number of stages (1 to 12)
  • Interpolation and decimation rate change factors (1 to 32,000)
  • Two differential delay options (1 or 2)
  • Configurable input data width (1 to 32 bits)
  • Configurable output data width (1 to full resolution data width)
  • Selectable output rounding modes (truncation, convergent rounding, rounding up, or saturation)
  • Single clock domain
  • Up to 1,024 channels

The CIC function supports the following additional features:

  • Intellectual property (IP) functionalsimulation models for use in Altera supported VHDL and Verilog HDL simulators
  • Support for OpenCore Plus evaluation
  • DSP Builder ready
  • Hogenauer pruning support
  • Data ports compatible with the Avalon® streaming interface

Figure 1. Three-Stage Decimating CIC Filter Used in DDC

Figure 1. Three Stage Decimating CIC Filter used in DDC

Figure 2. Three-Stage Interpolating Filter Used in DUC

Figure 2. Three Stages Interpolating Filter used in DUC

IP Evaluation

Use the Altera OpenCore Plus Evaluation flow to test drive this core.

Performance and Resource Utilization

Typical expected performance and utilization figures for this core are provided in the CIC MegaCore Function User Guide (PDF).

Technical Support

For technical support on this MegaCore function, please visit the Altera mySupport online issue tracking system. You may also search for related topics on this function in the Altera Knowledge Database.

Related Documents

  • CIC MegaCore Function User Guide (PDF)
  • MegaCore IP Library Release Notes and Errata (PDF)
Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates