from BiTEC
     |
Features
- Support for 1, 2, and 4 lanes
- Supports 1.62- and 2.7-Gbps link rates
- 8B/10B Decoder
- In16-bit scrambler
- 6-, 8-, 10-, 12-, and 16-bit color support
Supports RGB and YCbCr Colorimetric formats
- Autonomous AUX channel
- External or internal EDID
- AUX debug channel
- User-selectable AUX register interface
Block Diagram
Figure 1 shows a block diagram of the function
Description
The Bitec DisplayPort Receiver intellectual property (IP) core for Altera® Arria® II GX, Stratix® II GX, and Stratix IV GX devices offers a cost-efficient alternative to ASICs and enables DTV manufacturers to rapidly develop and deliver displays offering a superior viewing experience within ever-shrinking product lifecycles.
Deliverables
- Encrypted core with unlimited use
- Reference designs
- 1-year updates and support
- Arria II GX Evaluation Kit (optional)
Contact Information
For additional information, contact:
Bitec Iberia SL
Centro de Empresas
c/Francisco Alonso 2
Madrid, 28660 Spain
Tel: +34 91 632 6966
Fax: +34 91 790 5027
Email: info@bitec-dsp.com
URL: www.bitec-dsp.com
