Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
   DSP
          Filtering
          Modulation/Demodulation
          Transforms
          Encryption/Decryption
          Error Detection/Correction
          Video & Image Processing
          Audio Processing
          Arithmetic
          Signal Generation
          Additional Functions
          Consortiums
          Literature
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

Color Space Convertor

from CAST, Inc.

Request Free Evaluation



AMPP Approved
OpenCore Support



Features

  • Supports FLEX® 10KE, ACEX® 1K and APEX 20KE devices
  • Computer R'G'B' to Y'CrCb color space conversion
  • Continuous one symbol per clock cycle processing capability
  • 8-bit inputs, 8-bit outputs, 10-bit coefficients and 13-bit internal arithmetic precision
  • High clock speed
  • Low gate count
  • Low latency (5 cycles)
  • Fully synchronous, without internal tri-states, with asynchronous reset and clock enable
  • Available in VHDL

Block Diagram

Block Diagram

Description

Color space conversion is often necessary when transferring data between devices that use different color space models. For example, to transfer a television image to a digital computer image the data must undergo Y'CrCb to R'G'B' conversion. The color space convertor (CSC) is a general core that converts from one color space to another. The CSC core converts gamma-corrected computer RGB digital values (i.e., each component is in the range of [0,255]) of each pixel to YCrCb video components.

Device Utilization & Performance

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Target Device Speed Grade Utilization Performance
(fMAX)
LCs (1) I/O Pins (2) ESBs (3) 
EPF10K30ETC144 -1 456 51 - 85 MHz
EP1K10TC100 -1 456 51 - 111 MHz
EP20K60ETC144 -1 415 51 - 117 MHz

Notes:
  1. LC = Logic Cells
  2. Assuming all core I/O is routed off-chip.
  3. ESB = Embedded System Blocks

Deliverables

  • Encrypted Licenses
    • Post-synthesis AHDL
    • Assignment & Configuration File (.acf)
    • Symbol File (.sym)
    • Include File (.inc)
    • Vectors for testing the functionality of the megafunction
  • HDL Source Licenses
    • VHDL source RTL
    • Synthesis scripts (LeonardoSpectrum)
    • Simulation scripts (ModelSim)
    • Documentation (user's guide)
    • Extensive HDL testbench that instantiates:
    • Example design
    • Input signal generator
    • A set of expected results
    • Design support
    • Reference C source code (bit-accurate model)

Contact Information

For additional information, contact CAST. Inc. at:

CAST, Inc.
11 Stonewall Court
Woodcliff Lake, NJ 07677
USA
Phone: +1 (845) 353-6160
Fax: +1 (845) 727-7607
E-mail: OpenCore@cast-inc.com
URL: www.cast-inc.com

The Color Space Convertor megafunction is licensed from Alma Technologies S.A.  

  Please Give Us Feedback