JPEG-D Decoder
Features
-
Supports Altera® Cyclone® II, Stratix® II, and HardCopy® II devices
-
Baseline ISO/IEC 10918-1 JPEG compliance
-
Programmable Huffman tables (two DC, two AC)
-
Programmable quantization tables (four)
-
Up to four color components (optionally extendable to 255 components)
-
Supports all possible scan configurations and all JPEG formats for input/output data
-
Supports any image size up to 64k x 64k
-
Supports DNL and restart markers
-
Additional image processing capabilities
-
Designed for easy integration
-
Designed for high quality
-
Robust verification environment includes bit-accurate software model
-
ASIC- and FPGA-proven in multiple designs
-
Scan-ready design architecture
Block Diagram
Figure 1. Block Diagram of the Function

Click for full detail (94.92 KB)
Description
Implements a high-performance image or video decoder that complies with the baseline ISO/IEC 10918-1 JPEG standard.
One of the fastest available JPEG megafunctions, the JPEG-D provides a high-performance solution for a variety of image and video decompression applications. It can, for example, decode 16:9 HDTV, 1920 x 1152, 4:2:0.
In addition to processing baseline JPEG streams, the megafunction can decompress non-standard motion JPEG streams. It can also be enhanced with an optional IDCT block that enables down-scaling in the frequency domain, a feature that allows decompression at various resolutions from the same compressed stream.
The megafunction includes FIFO-like pixel and stream input/output interfaces. Other standard interfaces, such as AMBA, are also available. The megafunction is designed for reliability and ease of integration, and has been proven in a number of ASIC and FPGA designs. The deliverables include a software bit-accurate model that facilitates system-on-chip verification.
Device Utilization and Performance
Table 1 lists the typical device utilization results for the megafunction.
| Table 1. Typical Device Utilization for the Megafunction |
|
Target Device
|
Speed Grade |
Utilization |
Performance
(fMAX) |
| Logic Cells |
Embedded Array Blocks |
I/O Pins |
|
EP2C8
|
-6
|
6,796
|
7 M4K; 19 DSP
|
69
|
112 MHz
|
|
EP2S15
|
-3
|
6,053 ALUTs
|
7 M4K; 1 M512; 18 DSP
|
69
|
140 MHz
|
|
HC210
|
-
|
55,220 HCells
|
7 M4K; 18 DSP
|
69
|
192 MHz
|
Deliverables
-
Post-synthesis electronic design interchange format (EDIF) netlist
-
Symbol file
-
Sophisticated high-level data link (HDL) testbench
-
Simulation script, vecStors, expected results, and comparison utility
-
Software (C++) bit-accurate model
-
Comprehensive user documentation (including detailed specifications) and a system integration guide
Contact Information
For additional information, contact CAST, Inc. at:
CAST, Inc.
11 Stonewall Court
Woodcliff Lake, NJ 07677
Tel: (201) 391-8300
Fax: (201) 391-8694
Email: info@cast-inc.com
URL: www.cast-inc.com
|