FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

JPEGLS-E Encoder

Home > Products > Intellectual Property > DSP > Video & Image Processing > JPEGLS-E Encoder

from CAST, Inc.

View Literature
Download Free Evaluation



AMPP Approved
OpenCore Support

Features

  • Sub-sampling formats of  4:4:4, 4:2:2, 4:2:0 and 4:1:1
  • Programmable through standard JPEG-LS stream marker segments supporting:
    • SOI, SOF55, SOS,
    • LSE, EOI, APPn and COM
  • Automatic "program-once-encode-many" operation
  • Automatic header generation
  • Single clock per input sample encoding
  • Bits per sample ranging from 2 to 16
  • Single scan encoding support only
  • Grayscale or 3 component images
  • ISO/IEC 14495-1 JPEG-LS Compliance
  • Programmable local gradient thresholds
  • Up to 64 context parameters reset threshold values
  • Imaging sizing from 4 X 4 up to 64K X 64K

Description

The JPEGLS-E megafunction is a JPEG-LS encoder that forms a high performance solution for image and video lossless compression applications. Providing processing rates up to 161 MSamples/sec on FPGA, a single instantiation of JPEGLS-E suffices for the processing of high rate applications such as HDTV.

Compliance with the ISO/IEC 14495-1 JPEG standard makes the JPEG-LS encoder megafunction ideal for any cross platform application such as professional cameras, medical and satellite imaging systems. The megafunction is originally provided with FIFO-like pixel and stream input /output interfaces, but other standard interfaces (e.g. AMBA) are also available.

Being carefully designed, and rigorously verified, the JPEGLS-E is a reliable and easy-to-integrate megafuntion. Ease of integration is served by a complete verification environment, and additional aids for system on chip simulation.

Device Utilization and Performance

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction

Target Device

Speed Grade Utilization Performance
(fMAX)
LEs M4K Blocks I/O Pins

EP1C12

-6

10,673

29

91

80

EP1S20

-6

11,316

29

91

83

EP2C20

-6

10,894

29

91

99

EP2S15

-3

9,875

29

91

102

Deliverables

  • Encrypted Megafunction netlist
  • Symbol file
  • Include File
  • Optional testbench and pre-compiled RTL model
  • Assignent and Configuration
  • Documentation

Contact Information

For additional information, contact CAST, Inc. at:

CAST, Inc.
11 Stonewall Court
Woodcliff Lake, NJ 07677
Tel: (201) 391-8300
Fax: (201) 391-8694
Email: info@cast-inc.com
URL: www.cast-inc.com

Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates