Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
   DSP
          Filtering
          Modulation/Demodulation
          Transforms
          Encryption/Decryption
          Error Detection/Correction
          Video & Image Processing
          Audio Processing
          Arithmetic
          Signal Generation
          Additional Functions
          Consortiums
          Literature
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

Commsonic DVB-S2 Modulator

from Commsonic

Request Free Evaluation



AMPP Approved
OpenCore Support
SOPC Builder Ready



Features

  • Normal (64-Kbit) support with/without inter-frame pilots
  • Short-frame(16-Kbit) support with/without inter-frame pilots
  • Zero-IF output mode
  • Low-IF output mode
  • High-IF output mode
  • Channel filter factors of 0.2, 0.25, and 0.35
  • CCM, VCM, and ACM mode support
  • QPSK, 8PSK, and 16APSK modulation scheme support
  • 32APSK Full payload modulation scheme support
  • Typical arbitrary symbol-rate of >45Msyb/s
  • Broadcast and DSNG profile compatible
  • Interactive and Professional DVB-S2 profile compatible
  • Single TS interface with PCR re-stamping (optional)

Description

The CMS0025 is an integrated modulator/channel coder core designed specifically to address the requirements of the ETSI DVB-S2 forward-link satellite standard (EN302307). The core can operate in CCM and VCM/ACM modes and is fully compliant with the standard (excluding native support for multiple transport or generic streams).

Device Utilization and Performance

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for Altera Megafunctions 
Target Altera®  Device Speed Grade Logic Elements (LEs) M4K Blocks DSP Blocks Performance (fMAX) Parameter Setting
EP2S30 -5 44% 100% 58% > 45MSym/s MHz Normal (64 Kbit)

Deliverables

  • Core encrypted VHDL for Quartus® II software
  • Testbench pre-compiled simulation libraries for ModelSim® tool
  • VHDL test scripts
  • Documentation user guide
  • One year of technical support and maintenance

Contact Information

For additional information, contact Commsonic at:

Commsonic Limited
St Johns Innovation Centre
Cowley Road
Cambridge CB4 0WS
ENGLAND
Tel: +44(0)1223 421845
Fax: +44(0)1223 421845
Email: info@commsonic.com
URL: www.commsonic.com

  Please Give Us Feedback