Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
   DSP
          Filtering
          Modulation/Demodulation
          Transforms
          Encryption/Decryption
          Error Detection/Correction
          Video & Image Processing
          Audio Processing
          Arithmetic
          Signal Generation
          Additional Functions
          Consortiums
          Literature
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

Multi-Standard ADPCM

from Amphion Semiconductor, Ltd.

Request Free Evaluation



AMPP Approved
OpenCore Support
DSP Builder Ready



Features

  • Compliant with G.721, G.723, G.726, G.726a, G.727, and G.727a
  • ITU standards
  • Coding 64 Kbits/second to and from 40, 32, 24, and 16 kbits/second
  • Support for both A- and µ-law pulse-code modulation (PCM) coding
  • Support for up to 20 full duplex channels, and 40 encode or decode channels
  • Optimized for FLEX® 10K device architectures

Block Diagram

Figure 1 shows the block diagram for the multi-standard adaptive pulse code modulation (ADPCM) encoder megafunction.

Figure 1. Multi-Standard ADPCM Block Diagram

Figure 1. Multi-Standard ADPCM Block Diagram

View Full Size

Figure 2 shows the block diagram for the multi-standard ADPCM decoder megafunction.

Figure 2. Multi-Standard ADPCM Block Diagram Block Diagram
Figure 2. Block Diagram

View Full Size

Description

The adaptive pulse code modulation (ADPCM) megafunction performs multi-channel duplex ADPCM coding in telecommunications applications. Most of the applications of the G.726 standard are in overload channel communication, i.e., carrying voice and data modem signals in DCME, particularly for modems operating in excess of 4,800 kbits per second. Most of the applications of the G.727 standard are in converting A- and µ-law PCM channels to and from variable-rate embedded ADPCM channels. The primary use of the megafunction in the G.727 and G.726 standard is for packetized speech systems, operating in accordance with the packetized voice protocol (PVP).

The ADPCM megafunction, which is optimized for the Altera FLEX 10K architecture, combines the algorithm and architecture research of Amphion with the performance and implementation advantages of the FLEX 10K family. The ADPCM megafunction is designed in a hierarchical manner to enable the high-quality implementation achieved in the lower-level blocks, such as multipliers and adders, to be carried through to the higher-level encoder and decoder blocks.

The megafunction ensures that products incorporating ADPCM can be delivered to market quickly and efficiently, and is parameterized to meet the target application operating requirements. The megafunction can be utilized for multi-channel encoding, multi-channel decoding, and multi-channel duplex coding.

The multi-standard ADPCM megafunction’s functionality and timing are verified using ITU standard test sequences. Amphion provides test vectors, full documentation, and technical assistance to help designers embed the megafunction into their projects.

When instantiating the ADPCM megafunction, the control bits can be used to select the desired coding rate. Depending on the coding rate selected, the function may use less logic. The Altera software automatically minimizes the design, removing any unused logic.

The G.726 standard is a fixed ADPCM algorithm for conversion to and from 64 kbits per second and 40, 32, 24, and 16 kbits per second. The algorithms of the G.727 standard quantize the signal into function and enhancement bits. The function bits are used for precision while the enhancement bits are used to reduce the quantization noise in the reconstructed signal. The function bits must reach the decoder, but the enhancement bits can be discarded to alleviate congestion. (The G.726a and G.727a represent modifications to the standards.)

Device Utilization Example

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization
Device Number of Duplex Channels Speed Grade Utilization Performance
(fMAX)
Parameter Setting
Logic Cells ESBs (1)
EP20K200 128 -1 7,174 46 30.94 MHz Contact Amphion
EP20K300E 8 4,294 15 21.90 MHz Contact Amphion
32 4,302 14 22.50 MHz Contact Amphion
64 4,307 18 20.10 MHz Contact Amphion
128 7,174 47 26.70 MHz Contact Amphion
EP20K400 256 7,178 76 27.90 MHz Contact Amphion
EP1K100 128 3,888 9 21.83 MHz Contact Amphion

Note:

  1. ESBs = Embedded system blocks

Contact Information

For additional information, you can contact Amphion Semiconductor, Ltd. at:

Amphion Semiconductor, Ltd.
50 Malone Road
Belfast, BT9 5BS
Northern Ireland
Tel. +44 28 9050-4000
Fax +44 28 9050-4001
Sales:
Tel. 408-441-1248
Fax 408-441-1239
E-mail: info@amphion.com
WWW: http://www.amphion.com

 

  Please Give Us Feedback