Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
   DSP
          Filtering
          Modulation/Demodulation
          Transforms
          Encryption/Decryption
          Error Detection/Correction
          Video & Image Processing
          Audio Processing
          Arithmetic
          Signal Generation
          Additional Functions
          Consortiums
          Literature
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

FFT MegaCore Function

from Altera Corporation

View Literature
Download Free Evaluation



OpenCore Plus Support
DSP Builder Ready
Atlantic(TM) Compliant



Features and Description

The fast Fourier transform (FFT) MegaCore®function is a high-performance, highly parameterizable FFT processor. The FFT function implements a radix-2/4 decimation-in-frequency (DIF) FFT algorithm for transform lengths of 2m where 6 ≤ m ≤ 14, internally using a block-floating-point architecture to maximize signal dynamic range in the transform calculation.

The FFT MegaCore function accepts, as input, a complex data vector of length N (in two’s complement format) and outputs the transform-domain complex vector in natural order. An accumulated block exponent is output to indicate any data scaling that has occurred during the transform to maintain precision and maximize the internal signal-to-noise ratio. Transform direction is specifiable on a per-block basis via an input port.

The FFT MegaCore function has the following options:

  • Radix-4 and mixed radix-2/4 implementations
  • Variable transform length 
  • Block floating-point architecture—maximizes internal signal dynamic range
  • Use of internal memory

The FFT MegaCore also:

  • Is optimized to use digital signal processing (DSP) blocks and TriMatrix memory architecture
  • Uses embedded multipliers
  • Has intellectual property (IP) functional simulation models for use in Altera supported VHDL and Verilog HDL simulators

IP Evaluation

Use the Altera® OpenCore Plus Evaluation flow to test drive this MegaCore function.

Performance and Resource Utilization

Typical expected performance and utilization figures for this MegaCore function are provided in the FFT MegaCore Function User Guide (PDF).

Technical Support

For technical support on this MegaCore function, please visit theAltera mySupportonline issue tracking system.

Related Documents

  Please Give Us Feedback