Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
          Peripherals
          PCI
          PCI Express
          Memory Controllers
          USB
          PCMCIA
          Ethernet
          I2C
          CAN
          PowerPC Bus
          HyperTransport
          RapidIO
          SerialLite
          Additional Functions
          Consortiums
          Literature
   DSP
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

ASI MegaCore Function

from Altera Corporation

View Literature
Download Free Evaluation



OpenCore Plus Support
SOPC Builder Ready
I-Test



Features and Description

The ASI MegaCore®function implements a receiver or transmitter digital video broadcast asynchronous serial interface (DVB-ASI) that transports MPEG—2 packets over copper-based cables or optical networks. DVB-ASI provides a serial link between equipment in broadcast facilities.

This function works with 270 Mbps DVB-ASI, as defined by the DVB-ASI specificationEN 50083-9 from CENELEC/December 2002 “Cable networks for television signals, sound signals, and interactive services. Part 9: Interfaces for CATV/SMATV head-ends and similar professional equipment for DVB/MPEG2 transport streams.”

Other features include:

  • Easy-to-use IP Toolbench interface
  • Intellectual property (IP) functional simulation models for use in Altera-supported VHDL and Verilog HDL simulators 
  • 270 Mbps performance
  • Support for all Stratix®, Cyclone®, and Arria™ GX  series FPGAs

OpenCore Plus Evaluation

Use the Altera® OpenCore Plus Evaluation flow to test drive this MegaCore function.

Performance

Typical expected performance and utilization figures for this MegaCore function are provided in theASI MegaCore Function User Guide(PDF).

I-Tested

Altera awards theI-Tested certification to MegaCore functions orAltera Megafunctions Partners Program (AMPPSM) IP cores that have been verified in an Altera FPGA on an evaluation board with the ASSPs, hardware components, or test equipment necessary to ensure interoperability according to the relevant protocols.

Technical Support

For technical support on this MegaCore function, please visit theAltera mySupport online issue tracking system.

Related Documents

  Please Give Us Feedback