Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

IP Products    Embedded Processors    Interfaces & Peripherals           Peripherals           PCI           PCI Express           Memory Controllers           USB           PCMCIA           Ethernet           I2C           CAN           PowerPC Bus           HyperTransport           RapidIO           SerialLite           Additional Functions           Consortiums           Literature    DSP    Communications     About IP       Designing with IP       Evaluate and Download IP       IP Certifications       System Design       Request IP     IP Industry Partners       About AMPP Program       AMPP Core Partners

Home > Products > Intellectual Property > Interfaces & Peripherals > Additional Functions > ATA-4: UDMA-33 IDE Controller Print This Page Subscribe to Email ATA-4: UDMA-33 IDE Controller from Nuvation Features ATA/ATAPI-4 standard compliant host UDMA-33 transfer speed capabilities (33 Mbps maximum transfer speed) Receive and Transmit FIFO buffers for data transfer through the core Direct memory access / ultra direct memory access (DMA/UDMA) and parallel I/O (PIO) data transfers supported Dedicated signal for polling advanced technology attachment (ATA)-device status Dedicated signal for executing Software Reset command Two clock domains: Core Clock and System Clock Dedicated system side input bus for writing data to the ATA device Dedicated system side output bus for data read from the ATA device Required core clock speed: 100 MHz Available PIO modes: 0 and 4 Number of ATA devices supported on the integrated drive electronics (IDE) bus: 1 Block Diagram Click for Larger View Description The ATA-4 / UDMA-33 IDE Core is a drop-in ATA-Host intellectual property (IP) core used for interfacing to an ATA-device. It handles all transactions on the IDE bus for various commands that are dispatched from the system. After a command is dispatched, the ATA-core executes the command on the ATA device. Once the command execution is completed, the final status is reported to the system side. At that time, the system can execute a new command. Device Utilization & Performance Table 1 lists the typical device utilization results for the megafunction. Table 1. Typical Device Utilization for the Megafunction Target Device Speed Grade Utilization Performance fMAX Parameter Settings LEs (1) EABs Cyclone® EP1C20 -7 1,446 2 141.50 MHz Contact Nuvation Cyclone EP1C4 -6 1,446 2 178.09 MHz Contact Nuvation Stratix® EP1S10 -6 1,374 2 167.28 MHz Contact Nuvation Note to Table 1: LEs = logic elements Deliverables Encrypted library provided Contact Information For additional information, contact Nuvation at: Nuvation 3590 North First Street San Jose, CA 95134 USA Phone: +1 (408) 228-5580 Fax: +1 (408) 228-5590 Email: ipcores@nuvation.com URL: http://www.nuvation.com Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation