FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Controller Area Network (CAN)

Home > Products > Intellectual Property > Interfaces & Peripherals > CAN > Controller Area Network (CAN)

from CAST, Inc.

View Literature
Request Free Evaluation



AMPP Approved
OpenCore Support



Features

  • Implements the Basic CAN specification
  • Generates no overload frames
  • Receives and transmits both identifiers (CAN specification 2.0B)
  • Programmable data rates up to 1 Mbps
  • Prescaler programmable baud rate up to 1/30
  • Application-specific interface to the host controller
  • Links to commercial bus drivers (for instance, PCA82C250T by Philips)
  • Certified by the Bosch reference model

Block Diagram

Figure 1 shows a block diagram of the function.

Figure 1. Block Diagram

Figure 1. C_CAN Block Diagram
Click for full detail (239KB)


Description

The development of increasingly complex microsystems requires the usage of a powerful field bus system for distributed real-time networks. The CAN protocol has a wide acceptance in the field of serial communication.

The CAN bus controller megafunction at the RTL system level easily targets various technologies.

The CAN bus megafunction is founded on the basic CAN principle and meets all constraints of the CAN-specification 2.0B. Three 130-byte buffers are used to receive or transmit messages. No overload frames will be generated.

Device Utilization Examples

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Target Device Speed Grade Utilization Performance
f(MAX)

LEs (1)

Memory

Stratix II EP2S60 -3 1,379 3 M512 117 MHz
Stratix EP1S20 -5 1,584 3 M512 80 MHz
Cyclone EP1C20 -6 1,584 3 M4K 78 MHz
Flex EPF10K50E -2 1,733 3 EAB 20 MHz
Acex EP1K50 -1 1,733 3 EAB 33 MHz
Apex EP20K60E -1 1,649 3 ESB 40 MHz

Notes:
  1. LE = Logic Element. The LE count for Stratix II devices is based on the number of adaptive look-up tables (ALUTs) used for the design as reported by the Quartus II software.

Deliverables

  • EDIF netlist
  • Assignment & configuration file
  • Symbol file
  • Include file
  • Vectors for testing the functionality of the megafunction, including expected results
  • Documentation

Contact Information

For additional information, contact CAST, Inc.:

CAST, Inc.
11 Stonewall Court
Woodcliff Lake, NJ 07677
Tel: 201-391-8300
Fax: 201-391-8694
E-mail: info@cast-inc.com
URL: www.cast-inc.com

Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates