FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

SDR SDRAM Controller

Home > Products > Intellectual Property > Interfaces & Peripherals > Memory Controllers > SDR SDRAM Controller

from Northwest Logic, Inc.

View Literature
Request Free Evaluation



AMPP Approved
OpenCore Support



Features

  • High-performance access logic with read and write queuing enables the highest possible throughput for all burst length (BL) settings: BL1, BL2, BL4, and BL8
  • Pipelined design enables high clock rates with minimal routing constraints
  • Bank management logic monitors status of each SDRAM bank (up to 16 banks monitored)—banks only opened or closed when necessary, minimizing access delays
  • Run-time configurable timing parameters: tCL, tRC, tRCD, tRP, tMRD, tRRD, and tREFC
  • Supports auto-precharge option, enabling low random access latencies
  • Supports SDRAM self-refresh and power-down modes
  • Run-time configurable memory settings (i.e., row bits, column bits, and bank bits)
  • Automatically generates initialization and refresh sequences
  • Supports all standard SDRAM and DIMM devices
  • Available with multi-port front-end option - provides eight user-port interfaces into the controller with command reordering, extended burst size, and memory test functions
  • Optional error correction coding (ECC), read-modify-write, and multi-burst add-on modules available
  • Source code license available (VHDL or Verilog HDL)
  • Fast response, expert technical support provided by intellectual property (IP) designers

Block Diagram

Figure 1 shows the block diagram for the single data rate (SDR) SDRAM controller.

Figure 1. Block Diagram for the SDR SDRAM Controller

Figure 1. Block Diagram for the SDR SDRAM Controller
View Full Size

Description

Northwest Logic's SDR SDRAM controller provides a high-performance interface to SDR SDRAM devices. The controller is optimized to achieve high-performance, high-frequency operation with minimal constraints.

Bank management techniques are used to monitor the status of each SDR SDRAM bank. Banks are only opened or closed when necessary, minimizing access delays. Up to 16 banks can be managed at one time. Access cascading is also supported, enabling read or write requests to be chained together. This results in no delay between requests, enabling up to 100 percent memory throughput for sequential accesses (not including refresh).

A simple local interface is provided for easy integration with other device logic such as microcontroller buses and FIFO interfaces. The SDR SDRAM controller is provided with run-time programmable configuration ports for all timing parameters (CAS Latency, tRC, tRAS, tRCD, tRP, tMRD, tRRD, tXSNR, tREFC, tRFC, and tWR) as well as memory configuration settings. These inputs ensure compatibility with virtually any SDR SDRAM configuration.

The SDR SDRAM controller core is available with an optional multi-port, front-end module which provides eight user-port interfaces into the controller. This module arbitrates between the various ports and provides user-selectable priority levels for each port. The multi-port, front-end module can perform command reordering to achieve optimal SDRAM bandwidth. The multi-port, front-end module also includes an extended burst interface and a built-in memory test module.

The SDR SDRAM controller core is also available with optional ECC and read-modify-write modules.

Device Utilization Example

Table 1 lists the typical device utilization results for the controller.

Table 1. Typical Device Utilization for the SDR SDRAM Controller
Supported
Altera® Devices
Speed Grade Utilization
Logic Elements
Performance (fMAX) Parameter Setting
Stratix® II/Stratix II GX -5 1,100 167 MHz Contact Northwest Logic
Stratix/Stratix GX -6 1,100 167 MHz Contact Northwest Logic
Cyclone® II -7 1,100 167 MHz Contact Northwest Logic
Cyclone -7 1,100 133 MHz Contact Northwest Logic 

Deliverables

  • Core (netlist or source code)
  • Comprehensive Verification Suite (source code)
  • Complete documentation
  • Expert technical support and maintenance updates

Contact Information

For additional information, contact Northwest Logic at:

Northwest Logic, Inc.
1100 NW Compton Drive, Ste. 100
Beaverton, OR 97006
Tel: (503) 533-5800, x309
Fax: (503) 533-5900
Email: ip@nwlogic.com
URL: www.nwlogic.com

Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates