Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
          Peripherals
          PCI
          PCI Express
          Memory Controllers
          USB
          PCMCIA
          Ethernet
          I2C
          CAN
          PowerPC Bus
          HyperTransport
          RapidIO
          SerialLite
          Additional Functions
          Consortiums
          Literature
   DSP
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

PCI-X Core

from Northwest Logic, Inc.

View Literature



AMPP Approved
OpenCore Support



Features

  • High-performance, easy-to-use core
  • Push-button timing achieved with minimal routing constraints
  • Support for 133/66 MHz PCI-X / PCI, 32- and 64-bit, master/target operation
  • Available in PCI-X only or PCI-X / PCI configurations
  • Available in host and peripheral versions
  • Minimal size
  • Multi-function support
  • Highly parameterized core permits personalization and reduction of unused logic
  • Optional scatter-gather direct memory access (DMA) module available
  • Core source code available
  • Customization and integration services available
  • Provided with Northwest Logic's PCI-X / PCI Verification Suite (in source)
  • PCI-X local bus specification revision 1.0 (mode 1) compliant
  • Fast response and expert technical support by Northwest Logic IP designers

Block Diagram

Figure 1 shows the block diagram for the Northwest Logic PCI-X Core.

Figure 1. Block Diagram for Northwest Logic PCI-X Core

Description

Northwest Logic's PCI-X Core is specifically designed to be easy to use:

  • User is shielded from the complexities and timing issues associated with the PCI-X bus
  • Control interface has consistent timing and function over all modes of operation
  • Data interface connects directly to first-in-first-out (FIFO) interfaces
  • Complete error-handling support
  • Push-button timing achieved with minimal routing constraints

Device Utilization and Performance

Table 1 shows the typical device utilization results for the PCI-X core.

Table 1. Typical Device Utilization for the Northwest Logic PCI-X Core
Supported Altera® Devices Speed Grade Logic Element
Utilization
Performance
(fMAX)
Parameter Setting
Stratix® II / Stratix II GX -3 2,500
PCI-X Only
3,000
PCI-X/PCI
133/66 MHz
133 MHz Contact
Northwest Logic
Stratix / Stratix GX -5 2,500
PCI-X Only
3,000
PCI-X/PCI
133/66 MHz
133 MHz Contact
Northwest Logic

Deliverables

  • Core (netlist or source code)
  • Northwest Logic's comprehensive Verification Suite (source code)
  • Complete documentation
  • Expert technical support and maintenance updates

Contact Information

For additional information, contact Northwest Logic at:

Northwest Logic, Inc.
1100 NW Compton Drive, Ste. 100
Beaverton, OR 97006
Tel: (503) 533-5800, x309
Fax: (503) 533-5900
E-mail: ip@nwlogic.com
URL: www.nwlogic.com/

  Please Give Us Feedback