Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
          Peripherals
          PCI
          PCI Express
          Memory Controllers
          USB
          PCMCIA
          Ethernet
          I2C
          CAN
          PowerPC Bus
          HyperTransport
          RapidIO
          SerialLite
          Additional Functions
          Consortiums
          Literature
   DSP
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

C8237 Programmable DMA Controller

from CAST, Inc.

Request Free Evaluation



AMPP Approved
OpenCore Support



Features

  • Enables/disables control of individual direct memory access (DMA) requests
  • Contains four independent DMA channels
  • Allows for independent auto-initialization of all channels
  • Allows memory-to-memory transfers
  • Allows memory block initialization
  • Allows for incrementing or decrementing addresses
  • Expands to any number of channels
  • Contains an End of Process input for terminating transfers
  • Accepts software DMA requests
  • Has independent polarity control for DREQ and DACK signals
  • C8237 controller was developed in HDL and synthesizes to approximately 6,900 gates depending on the technology used
  • Functionality based on the Intel 8237

Block Diagram

Figure 1 shows the block diagram for the C8237 Programmable DMA Controller.

Figure 1. C8237 Programmable DMA Controller Block Diagram

Figure 1. Block Diagram

Description

The C8237 programmable DMA controller core is a peripheral interface circuit for microprocessor systems. The core is designed to be used in conjunction with an external 8-bit address latch. It contains four independent channels and may be expanded to any number of channels by cascading additional controller chips. Each channel has a full 64-K address and word count capability.

Device Utilization Example

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization
Device Speed Grade Utilization Performance
(fMAX)
Parameter Setting
Logic Elements (LEs)
 
(1)
EABs
(2)
Stratix II EP2S60 -3 816 - 140 MHz Contact CAST
Stratix® EP1S20 -5 1,007 - 94 MHz Contact CAST
Cyclone™ EP1C20 -6 1,007 - 97 MHz Contact CAST
FLEX® 10K EPF10K30A -1 1,121 - 17 MHz Contact CAST
FLEX 10K EPF10K100B -1 1,128 - 17 MHz Contact CAST
FLEX 10K EPF10K30E -1 1,121 - 27 MHz Contact CAST
ACEX® EP1K30 -1 1,121 - 28 MHz Contact CAST
APEX™ 20K EP20K60E -1 1,011 - 39 MHz Contact CAST

Notes:

  1. LE = Logic Element. The LE count for Stratix II devices is based on the number of adaptive look-up tables (ALUTs) used for the design as reported by the Quartus® II software.
  2. EABs = Embedded Array Blocks

Contact Information

For additional information, contact CAST, Inc. at:

CAST, Inc.
11 Stonewall Court
Woodcliff Lake, NJ 07677, USA
Phone: +1 (845) 353-6160
Fax: +1 (845) 727-7607
E-mail: OpenCore@cast-inc.com
URL: www.cast-inc.com

  Please Give Us Feedback